My Inquiry
My Account
NXP Semiconductors P87LPC768BD,512
- Part No.:
- P87LPC768BD,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
P87LPC768BD,512.pdf
- Description:
- IC MCU 8BIT 4KB OTP 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:2,324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC768BD,512 from NXP Semiconductors (formerly Philips Semiconductors) is a 20-pin, low-power, OTP-based 8-bit microcontroller built on an accelerated 80C51 core. It integrates a 4 kB EPROM program memory, 128-byte RAM, four-channel 8-bit A/D converter (9.3 µs conversion at 20 MHz), four-channel PWM, two analog comparators, I²C, UART, and watchdog timer - targeting cost-sensitive embedded control in industrial sensors and power management systems.
For engineers reviewing the P87LPC768BD,512 datasheet, P87LPC768BD,512 pinout, P87LPC768BD,512 application, or P87LPC768BD,512 equivalent, key selection criteria include its 2.7–6.0 V operating range, programmable port configurations (quasi-bidirectional/open-drain/push-pull), on-chip RC oscillator eliminating external crystals, and Power Down current of 1 µA - all validated for use in battery-powered and space-constrained designs.
Technical Context
The P87LPC768BD,512 implements an enhanced 80C51 CPU executing instructions in 6 or 12 clock cycles (vs. standard 80C51's 12/24), delivering 2× throughput at identical clock frequencies. Its analog subsystem includes dedicated A/D input pins (P0.3–P0.6) with ratiometric reference tied to VDD/VSS, and dual comparators with configurable hysteresis and output routing.
Digital I/O flexibility is achieved via per-pin programmable output modes (controlled by P0M1/P0M2, P1M1/P1M2 SFRs) and selectable Schmitt-trigger inputs. The integrated watchdog uses a fully on-chip oscillator with 8 selectable timeout values and supports oscillator fail detection independent of main clock source.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Accelerated 80C51 architecture executing all instructions in 300–600 ns at 20 MHz (2× speed vs. standard 80C51). |
| Memory | 4 kB on-chip OTP EPROM code memory + 128-byte RAM + 32-byte customer code space for serialization or calibration data. |
| A/D Converter | Four-channel, 8-bit successive-approximation ADC with 9.3 µs conversion time at 20 MHz CPU clock; ratiometric to VDD/VSS. |
| PWM Outputs | Four independent PWM channels (PWM0–PWM3) with programmable duty cycle and frequency; PWM3 supports brake input (BRAKE) for motor control safety. |
| Operating Voltage | 2.7 V to 6.0 V digital supply range enables direct operation from single Li-ion, 3.3 V, or 5 V rails without level-shifting. |
| Power Modes | Idle mode (reduced current) and Power Down mode (typical 1 µA); wakeup from Power Down triggered by low-level interrupt on any enabled I/O pin. |
| Package | 20-pin SOIC (SOT163–1), RoHS-compliant, surface-mount compatible with standard reflow profiles. |
Pinout & Package
20-pin SOIC package (SOT163–1), 7.5 mm × 10.3 mm body, 1.27 mm pitch, gull-wing leads. Pinout optimized for minimal external components: only VDD and VSS required when using on-chip RC oscillator and internal reset.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0 (Pin 1) | CMP2 output / PWM3 output | Comparator 2 open-drain output or PWM channel 3 signal; shared function selected via SFR configuration. |
| P0.3–P0.6 (Pins 17–14) | A/D inputs AD0–AD3 | Dedicated analog inputs for 8-bit ADC; require digital input disabled (via PT0AD register) and port configured as input-only for optimal accuracy. |
| P1.0/P1.1 (Pins 12/11) | TxD/RxD | Full-duplex UART serial interface; supports asynchronous communication at baud rates up to 115.2 kbps (at 20 MHz). |
| P1.2/P1.3 (Pins 10/9) | SCL/SDA | I²C bus interface with open-drain outputs conforming to I²C specification; supports master/slave operation. |
| P2.0/P2.1 (Pins 7/6) | CLKOUT/X1 | X1: crystal/resonator input or external clock; CLKOUT: divided-by-6 CPU clock output for system timing verification. |
| RST (Pin 4) | Reset input / P1.5 | Active-low reset; configurable as Schmitt-trigger input when not used for reset, enabling external wake-up or general-purpose input. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable I/O ports | All 15+ I/O pins support per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only mode - enabling direct LED drive (20 mA), wired-OR logic, or high-impedance sensing. |
| On-chip RC oscillator | Eliminates need for external crystal/resonator; supports CPU operation across full voltage range (2.7–6.0 V) with no external components required for basic functionality. |
| Low-voltage reset (LVR) | Two preset brownout thresholds (typically 2.5 V or 4.0 V) allow graceful shutdown or interrupt generation before supply collapse - critical for EEPROM write protection. |
| Controlled slew rate outputs | Port outputs feature ~10 ns minimum ramp time, reducing EMI emissions and improving signal integrity in noisy industrial environments. |
| Keypad interrupt (KBI) | Eight dedicated KBI inputs on Port 0 enable hardware-accelerated matrix keypad scanning without CPU polling - saving cycles in HMI applications. |
Applications
| Industrial Sensor Node | LED Lighting Controller |
|---|---|
Use Scenario: Standalone temperature/humidity sensor node powered by coin cell or energy harvester, transmitting data via UART to gateway. IC Role / Device Role / Timing Role: Primary controller managing A/D sampling, PWM dimming of status LEDs, UART transmission, and ultra-low-power sleep/wake cycles. Use Value: 1 µA Power Down current extends battery life to >5 years; integrated A/D and PWM eliminate external signal conditioning ICs. | Use Scenario: Constant-current LED driver for signage or architectural lighting with analog dimming and thermal foldback. IC Role / Device Role / Timing Role: PWM generator with real-time current feedback via A/D, comparator-based overtemperature shutdown, and I²C interface for system-level brightness control. Use Value: Four independent PWM channels enable multi-zone dimming; BRAKE input allows immediate current cutoff during fault conditions. |
| Smart Power Outlet | Appliance Motor Control |
Use Scenario: Wi-Fi-enabled outlet monitoring load current, voltage, and energy consumption while enforcing overload protection. IC Role / Device Role / Timing Role: System supervisor performing A/D measurements on shunt resistor and AC zero-crossing detection, triggering relay control via GPIO. Use Value: Dual analog comparators provide fast zero-crossing detection (<1 µs response); 2.7–6.0 V operation matches wide-input auxiliary supply rails. | Use Scenario: Brushed DC motor controller in cordless tools with speed regulation, stall detection, and thermal management. IC Role / Device Role / Timing Role: Real-time PWM generation with brake activation (BRAKE pin), A/D monitoring of motor current and temperature, and UART diagnostics. Use Value: PWM3/BRAKE hardware interlock prevents shoot-through; watchdog ensures safe shutdown if firmware hangs during high-current operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC935FDH | Enhanced 80C51 core with 8 kB flash, 768-byte RAM, and higher-speed A/D (10-bit, 2.5 µs); requires external crystal for max performance. | Targets more complex firmware with larger code footprint and faster analog acquisition; less suitable for ultra-low-power coin-cell use. | Select when needing >4 kB code space, flash reprogrammability, or sub-3 µs A/D conversion - but accept higher BOM cost and layout complexity. |
| AT89LP51ED2-SU | 8051-compatible with 4 kB flash, 256-byte RAM, and 10-bit A/D; operates down to 2.4 V but lacks integrated watchdog oscillator and comparator hysteresis control. | Better suited for legacy 8051 toolchain migration; missing dedicated PWM brake input and KBI reduces suitability for motor/HMI designs. | Choose for drop-in replacement in existing AT89 designs requiring flash updates, but verify external watchdog and comparator circuitry are added. |
Compared with P87LPC768BD,512, the P89LPC935FDH offers greater memory and speed at the expense of higher static current and external timing components, while the AT89LP51ED2-SU trades integrated analog features for flash flexibility - making P87LPC768BD,512 optimal for cost- and power-constrained 20-pin control nodes where OTP suffices.
Availability
P87LPC768BD,512 is available at Aetrix Electronics and suitable for industrial sensor nodes, LED lighting controllers, smart power outlets, and appliance motor control systems requiring stable component supply and long-term manufacturability.
Supply support for P87LPC768BD,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering microcontroller development.
The P87LPC768BD,512 belongs to NXP's legacy LPC700 family - designed specifically for low-pin-count, low-cost embedded control where integration of A/D, PWM, and communication peripherals reduces system component count without sacrificing reliability.
FAQ
What is the maximum operating frequency of the P87LPC768BD,512?
The P87LPC768BD,512 operates at up to 20 MHz when VDD is 4.5–6.0 V, and up to 10 MHz when VDD is 2.7–6.0 V. Its accelerated 80C51 core executes instructions in 6 or 12 clock cycles, achieving effective performance equivalent to a standard 80C51 running at double the clock rate - so P87LPC768BD,512 at 10 MHz matches a standard 80C51 at 20 MHz.
Does the P87LPC768BD,512 support in-circuit programming after soldering?
Yes, the P87LPC768BD,512 supports serial EPROM programming via its UART interface, enabling simple in-circuit production coding. Two EPROM security bits prevent unauthorized reading of the application code, protecting intellectual property during field deployment and manufacturing.
How does the A/D converter on the P87LPC768BD,512 achieve accuracy without a separate reference voltage?
The P87LPC768BD,512 A/D converter uses a ratiometric design referenced directly to VDD and VSS, meaning its full-scale value equals the supply voltage. This eliminates need for external reference components and maintains accuracy as long as VDD is stable - ideal for systems where supply rail noise is managed and absolute voltage precision is secondary to relative measurement consistency.
Can the P87LPC768BD,512 generate PWM signals with dead-time insertion for half-bridge drivers?
No, the P87LPC768BD,512 does not include hardware dead-time generation. However, it provides a dedicated BRAKE input (P0.2) that can be used to force immediate PWM channel shutdown - enabling external logic or gate drivers to implement safe commutation sequences in motor control applications.
Is the P87LPC768BD,512 still in active production and supported by NXP?
The P87LPC768BD,512 is a mature product in NXP's portfolio, with documented lifecycle status indicating continued availability for industrial applications. NXP provides archived datasheets, application notes, and legacy support resources - and Aetrix Electronics maintains strategic inventory to ensure supply continuity for long-lifecycle designs.
P87LPC768BD,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- A/D 4x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87LPC768BD,512 FAQ
1.How can I place an order for P87LPC768BD,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC768BD,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC768BD,512 reliable?
The price and inventory of P87LPC768BD,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC768BD,512 is usually 5 days.
3.What payment methods are accepted for P87LPC768BD,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC768BD,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC768BD,512?
P87LPC768BD,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC768BD,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC768BD,512?
For technical support, including P87LPC768BD,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC768BD,512 requirements.
6.How does Aetrix verify that P87LPC768BD,512 is sourced from the original manufacturer or authorized distributors?
All P87LPC768BD,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC768BD,512 meets industry standards.
7.What is the process for return or replacement of P87LPC768BD,512?
All P87LPC768BD,512 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC768BD,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC768BD,512 part is unused and in its original packaging.
Return procedure for P87LPC768BD,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC768BD,512 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
