My Inquiry
My Account
NXP Semiconductors P89C660HBA/00,512
.jpg)
- Part No.:
- P89C660HBA/00,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
P89C660HBA/00,512.pdf
- Description:
- IC MCU 8BIT 16KB FLASH 44PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89C660HBA/00,512 from Philips Semiconductors is a single-chip 8-bit Flash microcontroller based on the 80C51 architecture, featuring 16 KB ISP/IAP Flash program memory, 512 B on-chip RAM, four 8-bit I/O ports, three 16-bit timers, and an enhanced UART. It executes instructions in 6 clock cycles (twice the speed of standard 80C51), supports 20 MHz operation in 6-clock mode, and integrates I²C, Programmable Counter Array (PCA) with PWM/capture/compare, and low-power modes - deployed in motor control and embedded industrial systems.
For engineers reviewing the P89C660HBA/00,512 datasheet, P89C660HBA/00,512 pinout, P89C660HBA/00,512 application, or P89C660HBA/00,512 equivalent, this page delivers verified technical context, package-specific pin functions, real-world use cases, and validated alternative options - all grounded in the official 2002 Philips product data sheet.
Technical Context
The P89C660HBA/00,512 implements a static CMOS 80C51-compatible CPU core with dual clock modes: default 6-clock-per-machine-cycle (20 MHz max) and optional factory-configurable 12-clock mode (33 MHz max). Its instruction set is 100% timing- and execution-compatible with the legacy 80C51.
It integrates a full-duplex enhanced UART with framing error detection and automatic address recognition, four priority-level nested interrupts with eight sources, and a PCA module supporting five independent capture/compare channels and PWM generation - all operating concurrently with the CPU and independent of the main timer subsystem.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with 100% instruction timing compatibility |
| Flash Memory | 16 KB ISP/IAP Flash - enables field firmware updates via UART without external programmer |
| RAM | 512 B on-chip SRAM - sufficient for basic real-time control stacks and small buffers |
| Max Clock Frequency | 20 MHz at 6-clock mode (40 MHz equivalent performance); supports 0–33 MHz in 12-clock mode |
| I/O Ports | Four 8-bit bidirectional ports (P0–P3), with P1.6/P1.7 as open-drain I²C pins |
| Timers & Counters | Three 16-bit timers (T0/T1/T2) + five-channel PCA - supports simultaneous PWM, input capture, and high-speed event counting |
| Power Modes | Idle mode (CPU halted, peripherals active) and Power-Down mode (oscillator stopped, RAM retained down to 2.0 V) |
Pinout & Package
Package: PLCC-44 (SOT187-2), leaded ceramic chip carrier with 44 pins, rated for 0°C to +70°C operation and 4.5–5.5 V supply.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Port 0 I/O / AD0–AD7 | Open-drain bidirectional port; multiplexed address/data bus for external memory access |
| P1.0–P1.7 | Port 1 I/O | Bidirectional port with internal pull-ups (except P1.6/P1.7, open-drain for I²C); includes T2, T2EX, ECI, CEX0–CEX2 |
| P2.0–P2.7 | Port 2 I/O / A8–A15 | Bidirectional port with internal pull-ups; outputs high-order address during 16-bit external memory access |
| P3.0–P3.7 | Port 3 I/O | Bidirectional port with internal pull-ups; includes RxD/TxD, INT0/INT1, T0/T1, WR/RD strobes |
| RST | Reset Input | Active-high reset requiring ≥2 machine cycles (12/24 oscillator periods); enables power-on reset with RC network |
| XTAL1/XTAL2 | Oscillator Inputs | Crystal/resonator interface for on-chip oscillator; XTAL1 accepts external clock source when XTAL2 is unconnected |
| EA/VPP | External Access Enable | High = execute from internal Flash; low = fetch from external program memory; also receives VPP during Flash programming |
| ALE | Address Latch Enable | Output pulse for latching P0's lower address byte; can be disabled via SFR to reduce EMI |
| PSEN | Program Store Enable | Strobe for external program memory reads; inactive during internal code execution |
Key Features
| Feature | Design Value |
|---|---|
| In-System Programming (ISP) | Serial Flash reprogramming via UART using built-in ROM boot loader - no external programmer required |
| In-Application Programming (IAP) | User firmware can erase/reprogram Flash while running - enables remote firmware updates over modem links |
| Programmable Counter Array (PCA) | Five independent channels support PWM generation, edge-triggered capture, and software-timed compare - critical for motor phase control |
| I²C Serial Interface | Dedicated SIO1 hardware on P1.6/SCL and P1.7/SDA with automatic START/STOP handling and slave address recognition |
| Enhanced UART | Full-duplex with framing error detection, automatic address recognition, and configurable baud rates - simplifies host communication |
| Low-EMI Operation | Configurable ALE inhibit and 6-clock mode reduce radiated emissions - aids compliance in noise-sensitive industrial environments |
Applications
| Motor Control System | Industrial PLC I/O Module |
|---|---|
|
Use Scenario: Closed-loop DC motor speed regulation using feedback from optical encoder and PWM-driven H-bridge. IC Role / Device Role / Timing Role: Primary controller executing PID loop at 1 kHz, generating 20 kHz PWM via PCA channel 0, capturing encoder pulses on CEX1/CEX2, and communicating status via UART. Use Value: On-chip 16 KB Flash stores multiple motor profiles; 512 B RAM holds real-time variables; 6-clock mode ensures deterministic 1 µs interrupt latency. |
Use Scenario: Remote digital input/output expansion node in a distributed control system, polling sensors and driving relays over RS-485. IC Role / Device Role / Timing Role: Local intelligence unit managing 16-channel opto-isolated inputs and 8-channel relay outputs, with UART-to-RS485 translation and watchdog supervision. Use Value: Built-in enhanced UART with framing error detection ensures robust serial comms; Power-Down mode reduces standby current to <10 µA during idle periods. |
| Smart Power Supply Monitor | Legacy Equipment Interface Adapter |
|
Use Scenario: Real-time monitoring of AC/DC power supply parameters (voltage, current, temperature) with fault logging and alarm signaling. IC Role / Device Role / Timing Role: Data acquisition controller reading analog signals via external ADC, performing RMS calculations, storing events in Flash, and reporting via I²C to master MCU. Use Value: I²C interface (P1.6/P1.7) enables direct connection to system management bus; ISP allows field calibration updates without hardware change. |
Use Scenario: Bridging legacy parallel printer port (Centronics) to modern USB or Ethernet interface in industrial test equipment. IC Role / Device Role / Timing Role: Protocol translator buffering parallel data, converting handshaking signals (STROBE, ACK), and forwarding packets via UART or I²C to host processor. Use Value: Four 8-bit I/O ports provide native Centronics signal mapping; 32-pin I/O count eliminates need for external glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51RD2-RL24 | 16 KB Flash, 1280 B RAM, 33 MHz max, but lacks I²C and PCA; uses standard 8051 12-clock timing only | No hardware I²C or multi-channel PWM - requires bit-banged I²C and timer-based PWM, increasing firmware overhead | Select if cost sensitivity outweighs peripheral richness and I²C is not required |
| P89C51RD2FA | 64 KB Flash, 1280 B RAM, same PLCC-44 package, identical ISP/IAP and PCA features, but higher Flash density | Direct drop-in replacement with extended code space - suitable for feature-rich firmware upgrades without PCB change | Select when future firmware expansion is anticipated and 16 KB is insufficient |
Compared with AT89C51RD2-RL24, P89C660HBA/00,512 provides integrated I²C and five-channel PCA for deterministic motor control, while P89C51RD2FA offers scalable Flash headroom within identical pinout and peripheral compatibility - making both alternatives application-specific rather than universal substitutes.
Availability
P89C660HBA/00,512 is available at Aetrix Electronics and suitable for motor control systems, industrial PLC I/O modules, smart power supply monitors, and legacy equipment interface adapters requiring stable component supply and long-term obsolescence management.
Supply support for P89C660HBA/00,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Philips Semiconductors (now NXP Semiconductors) is a global leader in high-reliability mixed-signal ICs, with deep expertise in automotive, industrial, and consumer microcontrollers.
The P89C660HBA/00,512 belongs to the P89C66x Flash microcontroller family designed specifically for cost-sensitive, real-time embedded applications demanding ISP/IAP, PWM, and I²C in a mature 80C51-compatible platform.
FAQ
What is the maximum operating frequency of the P89C660HBA/00,512?
The P89C660HBA/00,512 supports up to 20 MHz in its default 6-clock-per-machine-cycle mode (delivering 40 MHz equivalent performance), and up to 33 MHz in the optional 12-clock mode - both specified across the full 0°C to +70°C temperature range and 4.5–5.5 V supply. The device is factory-configured for 6-clock operation; switching to 12-clock mode requires EPROM programming equipment and is irreversible.
Does the P89C660HBA/00,512 support In-System Programming (ISP) without external hardware?
Yes, the P89C660HBA/00,512 includes a factory-programmed boot loader in ROM that enables serial ISP via its UART (P3.0/RxD and P3.1/TxD) using only a simple level-shifter interface - no external programmer or parallel interface is required. This capability is fully functional out-of-the-box and does not depend on user code residing in Flash memory.
How many PWM outputs does the P89C660HBA/00,512 support, and how are they implemented?
The P89C660HBA/00,512 supports up to five independent PWM outputs via its Programmable Counter Array (PCA) module - each channel (CEX0–CEX4) can generate PWM with configurable duty cycle and frequency. PWM is generated in hardware using timer reload values and does not consume CPU cycles during waveform generation, enabling precise motor phase control alongside real-time processing.
Is the I²C interface on the P89C660HBA/00,512 implemented in hardware or software?
The I²C interface on the P89C660HBA/00,512 is implemented in dedicated hardware (SIO1) accessible via P1.6/SCL and P1.7/SDA. It handles START/STOP conditions, address matching, ACK/NACK generation, and data transfer autonomously - relieving the CPU of bit-banging overhead. The SIO1 module supports all standard I²C transfer modes except low-speed mode and integrates with four SFRs (S1CON, S1STA, S1DAT, S1ADR).
What power-saving modes are available on the P89C660HBA/00,512, and how do they differ?
The P89C660HBA/00,512 offers three low-power modes: Idle mode halts the CPU while preserving RAM and peripheral operation; Power-Down mode stops the oscillator and reduces current to <10 µA while retaining RAM contents down to 2.0 V; and Stop Clock mode dynamically scales clock frequency to 0 Hz. Exit from Idle is triggered by any enabled interrupt or reset; Power-Down exit requires hardware reset or level-sensitive INT0/INT1.
P89C660HBA/00,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- 89C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89C660HBA/00,512 FAQ
1.How can I place an order for P89C660HBA/00,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89C660HBA/00,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89C660HBA/00,512 reliable?
The price and inventory of P89C660HBA/00,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89C660HBA/00,512 is usually 5 days.
3.What payment methods are accepted for P89C660HBA/00,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89C660HBA/00,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89C660HBA/00,512?
P89C660HBA/00,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89C660HBA/00,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89C660HBA/00,512?
For technical support, including P89C660HBA/00,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89C660HBA/00,512 requirements.
6.How does Aetrix verify that P89C660HBA/00,512 is sourced from the original manufacturer or authorized distributors?
All P89C660HBA/00,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89C660HBA/00,512 meets industry standards.
7.What is the process for return or replacement of P89C660HBA/00,512?
All P89C660HBA/00,512 units undergo pre-shipment inspection (PSI). If there is an issue with P89C660HBA/00,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89C660HBA/00,512 part is unused and in its original packaging.
Return procedure for P89C660HBA/00,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89C660HBA/00,512 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
