NXP Semiconductors P89C664HFA/00,512
- Part No.:
- P89C664HFA/00,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
P89C664HFA/00,512.pdf
- Description:
- IC MCU 8BIT 64KB FLASH 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89C664HFA/00,512 from NXP Semiconductors (formerly Philips) is an 8-bit Flash microcontroller based on the 80C51 architecture, featuring 64 KB ISP/IAP Flash program memory and 2 KB on-chip RAM. It executes instructions in 6 clock cycles (2× speed vs. standard 80C51), supports up to 20 MHz operation in 6-clock mode, and integrates four 8-bit I/O ports, three 16-bit timers, enhanced UART with framing error detection, I²C interface, and a 5-channel Programmable Counter Array (PCA) for PWM and capture/compare functions - deployed in industrial motor control and embedded IPMI systems.
For engineers reviewing the P89C664HFA/00,512 datasheet, P89C664HFA/00,512 pinout, P89C664HFA/00,512 application, or P89C664HFA/00,512 equivalent, key selection criteria include its -40°C to +85°C industrial temperature grade, PLCC-44 package with verified I²C/SCL/SDA and PCA channel mapping, 6-clock/12-clock mode configurability, and boot ROM-enabled UART-based ISP without external loader.
Technical Context
The P89C664HFA/00,512 implements an accelerated 80C51 CPU core with dual timing modes: default 6-clock-per-machine-cycle execution (20 MHz max) and optional factory-configurable 12-clock mode (33 MHz max). Its memory subsystem includes non-volatile 64 KB Flash with both In-System Programming (ISP) via UART bootloader and In-Application Programming (IAP) using ROM-resident routines.
Peripheral integration centers on a full-duplex enhanced UART with automatic address recognition and framing error detection, a 5-channel PCA supporting PWM generation and edge-triggered capture, and open-drain I²C interface on P1.6/SCL and P1.7/SDA - all operating under four priority-level nested interrupts and low-power modes including Idle and Power-Down with oscillator stop capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with 100% instruction and timing compatibility |
| Flash Memory | 64 KB ISP/IAP Flash - enables field firmware updates via UART without external programmer |
| RAM | 2 KB on-chip data RAM - sufficient for real-time control stacks and I²C/UART buffers |
| Max Clock Frequency | 20 MHz at 6-clock mode (40 MHz equivalent performance); 33 MHz at 12-clock mode |
| Operating Voltage | 4.75–5.25 V - tight tolerance supports stable operation in noisy industrial power rails |
| Temperature Range | -40°C to +85°C - qualified for extended industrial environments |
| I/O Pins | 32 configurable I/O pins across Ports 0–3 - includes alternate functions for PCA, I²C, UART, and external interrupts |
Pinout & Package
Package: Plastic Leaded Chip Carrier (PLCC-44), SOT187-2 footprint, lead-free compatible per original Philips specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.6/SCL | I²C Clock Line | Open-drain output - requires external pull-up; enables hardware-managed I²C master/slave communication |
| P1.7/SDA | I²C Data Line | Open-drain bidirectional - supports multi-master arbitration and slave address recognition |
| P3.0/RxD | UART Receive Input | Asynchronous serial input with framing error detection - used for ISP bootloading and host communication |
| P3.1/TxD | UART Transmit Output | Full-duplex UART output - supports baud rate generation via Timer 1 or Timer 2 |
| P3.4/T0/CEX3 | Timer 0 Input / PCA Channel 3 I/O | Dual-function pin - serves as external event counter for Timer 0 or PWM/capture signal for PCA module 3 |
| RST | Active-High Reset | Asynchronous reset requiring ≥2 machine cycles high - enables reliable power-on and watchdog recovery |
| EA/VPP | External Access Enable / Programming Voltage | High = execute from internal Flash; low = fetch from external memory - also accepts VPP during Flash programming |
Key Features
| Feature | Design Value |
|---|---|
| 6-clock machine cycle | Delivers 2× throughput vs. legacy 80C51 - reduces latency in time-critical motor control loops |
| In-Application Programming (IAP) | Enables runtime Flash reprogramming via ROM-resident routines - supports remote firmware patching over modem links |
| Programmable Counter Array (PCA) | 5 independent channels with PWM, capture, and compare - eliminates need for external timer ICs in servo drive designs |
| Enhanced UART | Framing error detection and automatic address recognition - improves reliability in multi-drop industrial networks |
| I²C Serial Interface | Hardware-accelerated SIO1 controller with status register (S1STA) and interrupt support - offloads bit-banging overhead from CPU |
Applications
| Industrial Motor Control | IPMI Baseboard Management |
|---|---|
Use Scenario: Closed-loop DC/BLDC motor control with real-time current sensing and commutation timing. IC Role / Device Role / Timing Role: Primary controller executing PWM generation, encoder input capture, and fault monitoring via PCA and external interrupts. Use Value: 5-channel PCA provides simultaneous PWM outputs and edge-triggered capture on P1.3–P1.7, enabling precise 3-phase gate drive timing without external logic. |
Use Scenario: Embedded baseboard management controller (BMC) in server chassis monitoring temperature, fan speed, and power supply status. IC Role / Device Role / Timing Role: Standalone BMC managing sensor reads, FRU EEPROM access, and IPMI-over-LAN messaging via UART/I²C. Use Value: Integrated I²C (P1.6/P1.7) and enhanced UART with framing detection ensure robust communication with thermal sensors and LAN controllers in noisy server environments. |
| Legacy Industrial PLC I/O Module | Smart Energy Meter Firmware Host |
Use Scenario: DIN-rail mounted I/O expansion module interfacing with 24 V digital inputs/outputs and analog sensors. IC Role / Device Role / Timing Role: Real-time I/O processor handling scan cycles, watchdog supervision, and Modbus RTU over UART. Use Value: Four priority-level interrupts and 32 GPIO pins allow deterministic response to 8+ discrete inputs while servicing serial protocol stack in background. |
Use Scenario: Firmware execution host in Class 0.5S electricity meters requiring secure, field-upgradable metering algorithms. IC Role / Device Role / Timing Role: Secure code execution platform with ISP-capable Flash storing metrology firmware and calibration constants. Use Value: 64 KB ISP Flash and boot ROM UART loader enable certified firmware updates without meter removal - meeting IEC 62056-21 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit Flash microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51ED2-RLTUM | 50 MHz max (12-clock), 64 KB Flash, 2 KB RAM, same PLCC-44, but lacks I²C and PCA; uses different ISP protocol | No hardware I²C or PCA - requires software bit-banging or external peripherals for motor control/IPMI | Select when cost sensitivity outweighs peripheral integration needs and UART-only ISP suffices |
| P89C668HFA/00,512 | Same family, 64 KB Flash but 8 KB RAM, identical pinout and peripherals - differs only in RAM size and OTP configuration | Higher RAM supports larger protocol stacks (e.g., full IPMI v2.0) or complex PID tuning tables | Choose when application requires >2 KB data memory for real-time logging or multi-threaded task buffers |
Compared with AT89C51ED2-RLTUM, P89C664HFA/00,512 delivers integrated I²C and 5-channel PCA critical for motor control and IPMI, while P89C668HFA/00,512 offers identical functionality with expanded RAM - making P89C664HFA/00,512 the optimal balance of peripheral richness and memory efficiency for mid-complexity industrial firmware.
Availability
P89C664HFA/00,512 is available at Aetrix Electronics and suitable for industrial motor control, IPMI baseboard management, and legacy PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for P89C664HFA/00,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (originally Philips Semiconductors) is a global leader in high-reliability microcontrollers and automotive/industrial ICs, with deep heritage in 80C51 derivatives and system-on-chip integration.
The P89C66x family was designed specifically for industrial automation and embedded control applications demanding field-upgradable firmware, deterministic real-time I/O, and mixed-signal peripheral integration - extending the 80C51 architecture with ISP, PCA, and I²C without sacrificing code compatibility.
FAQ
What is the maximum operating frequency of the P89C664HFA/00,512 and how does clock mode affect it?
The P89C664HFA/00,512 operates up to 20 MHz in its default 6-clock-per-machine-cycle mode (delivering 40 MHz equivalent performance), and up to 33 MHz in the optional 12-clock mode. The clock mode is factory-configured and irreversible; 6-clock mode provides higher instruction throughput, while 12-clock mode ensures full compatibility with legacy 80C51 timing-critical code. Both modes are supported within the 4.75–5.25 V supply range.
Does the P89C664HFA/00,512 support In-System Programming (ISP) without external hardware?
Yes, the P89C664HFA/00,512 includes a factory-programmed boot ROM containing low-level Flash programming routines. This allows UART-based ISP directly through P3.0/RxD and P3.1/TxD with no external programmer required - ideal for field firmware updates in deployed equipment. The process uses standard serial loader commands and requires only a 3.3 V or 5 V TTL-level UART interface.
How many PWM outputs can the P89C664HFA/00,512 generate simultaneously, and which pins are used?
The P89C664HFA/00,512 supports up to five independent PWM outputs via its 5-channel Programmable Counter Array (PCA), using pins P1.3/CEX0, P1.4/CEX1, P1.5/CEX2, P3.4/CEX3, and P3.5/CEX4. Each channel supports 8/16-bit resolution, configurable duty cycle, and edge-aligned or center-aligned modes - enabling direct control of up to five MOSFET gates in multi-phase motor drives.
Is the I²C interface on the P89C664HFA/00,512 hardware-accelerated, and what are its limitations?
Yes, the P89C664HFA/00,512 features a dedicated hardware I²C controller (SIO1) on P1.6/SCL and P1.7/SDA, supporting master and slave modes, multi-master arbitration, and automatic START/STOP generation. However, these pins lack internal pull-ups and require external 2.2–10 kΩ pull-up resistors. The controller handles byte transfers autonomously but does not support low-speed I²C mode (<10 kHz).
What power management modes does the P89C664HFA/00,512 support, and how is wake-up handled from Power-Down mode?
The P89C664HFA/00,512 supports Idle mode (CPU halted, peripherals active) and Power-Down mode (oscillator stopped, RAM/SFRs retained down to 2.0 V). Wake-up from Power-Down requires either a hardware reset or level-sensitive external interrupt on INT0 (P3.2) or INT1 (P3.3). The interrupt pin must be held low to restart the oscillator, then brought high to complete wake-up - with execution resuming at the instruction following the Power-Down command.
P89C664HFA/00,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- 89C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.75V ~ 5.25V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89C664HFA/00,512 FAQ
1.How can I place an order for P89C664HFA/00,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89C664HFA/00,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89C664HFA/00,512 reliable?
The price and inventory of P89C664HFA/00,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89C664HFA/00,512 is usually 5 days.
3.What payment methods are accepted for P89C664HFA/00,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89C664HFA/00,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89C664HFA/00,512?
P89C664HFA/00,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89C664HFA/00,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89C664HFA/00,512?
For technical support, including P89C664HFA/00,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89C664HFA/00,512 requirements.
6.How does Aetrix verify that P89C664HFA/00,512 is sourced from the original manufacturer or authorized distributors?
All P89C664HFA/00,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89C664HFA/00,512 meets industry standards.
7.What is the process for return or replacement of P89C664HFA/00,512?
All P89C664HFA/00,512 units undergo pre-shipment inspection (PSI). If there is an issue with P89C664HFA/00,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89C664HFA/00,512 part is unused and in its original packaging.
Return procedure for P89C664HFA/00,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89C664HFA/00,512 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)