NXP Semiconductors P89C664HFBD/00,557
- Part No.:
- P89C664HFBD/00,557
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P89C664HFBD/00,557.pdf
- Description:
- IC MCU 8BIT 64KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,093
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89C664HFBD/00,557 from NXP Semiconductors (formerly Philips) is a single-chip 8-bit Flash microcontroller based on the 80C51 architecture, featuring 64 KB ISP/IAP Flash program memory, 2 KB on-chip RAM, and operation up to 20 MHz in 6-clock mode (40 MHz equivalent performance). It integrates four 8-bit I/O ports, three 16-bit timers, an enhanced UART with framing error detection and automatic address recognition, and a programmable counter array (PCA) supporting PWM and capture/compare functions - deployed in motor control and industrial embedded systems.
For engineers reviewing the P89C664HFBD/00,557 datasheet, P89C664HFBD/00,557 pinout, P89C664HFBD/00,557 application, or P89C664HFBD/00,557 equivalent, key selection criteria include its -40°C to +85°C industrial temperature grade, LQFP-44 package with I²C interface (P1.6/SCL, P1.7/SDA), dual clock modes (6/12 cycles per machine cycle), and hardware support for In-Application Programming (IAP) enabling remote firmware updates via UART.
Technical Context
The P89C664HFBD/00,557 executes instructions in 6 clock cycles by default (twice the speed of standard 80C51), with optional 12-cycle mode configurable via OTP bit. Its enhanced UART supports full-duplex communication with framing error detection and automatic address recognition, while the PCA module provides five independent channels for PWM generation, input capture, and software-timed event counting.
It features four priority-level nested interrupts with eight sources, including INT0/INT1, timer overflows, UART receive/transmit, and PCA interrupt flags. The device supports external memory expansion up to 64 KB and includes power management modes - Idle (CPU halted, peripherals active) and Power-Down (oscillator stopped, RAM retained down to 2.0 V) - with asynchronous port reset and low-EMI ALE inhibition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with 100% instruction set and timing compatibility |
| Flash Memory | 64 KB ISP/IAP Flash - enables field firmware updates without removing MCU from system |
| RAM | 2 KB on-chip RAM - sufficient for real-time control stacks and intermediate data buffering |
| Max Clock Frequency | 20 MHz at 6-clock mode (40 MHz effective throughput); 33 MHz at 12-clock mode |
| I/O Ports | Four 8-bit bidirectional ports (P0–P3), with P1.6/P1.7 as open-drain I²C interface |
| Timers & PCA | Three 16-bit timers (T0/T1/T2) + 5-channel PCA - supports simultaneous PWM, capture, and baud-rate generation |
| Operating Voltage | 4.75–5.25 V - optimized for stable 5 V industrial power rails with ±2.5% tolerance |
| Temperature Range | -40°C to +85°C - qualified for extended industrial environments without derating |
Pinout & Package
LQFP-44 package (SOT389-1), 10 mm × 10 mm, 0.8 mm pitch, thermally enhanced with exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Open-drain bidirectional I/O / AD0–AD7 | Multiplexed address/data bus for external memory access; requires external pull-ups for reliable high-Z inputs |
| P1.0–P1.7 | Bidirectional I/O with alternate functions | P1.0/T2 (Timer2 clockout), P1.1/T2EX (reload/capture), P1.6/SCL & P1.7/SDA (open-drain I²C) |
| P2.0–P2.7 | Bidirectional I/O / A8–A15 | High-order address bus for 16-bit external memory addressing; retains value during 8-bit MOV @Ri |
| P3.0–P3.7 | Bidirectional I/O with serial/peripheral functions | P3.0/RxD & P3.1/TxD (enhanced UART), P3.2/INT0 & P3.3/INT1 (level-sensitive interrupts), P3.6/WR & P3.7/RD (external memory strobes) |
| RST | Active-high reset input | Requires ≥2 machine cycles (12/24 oscillator periods) high pulse; internal VSS resistor enables RC power-on reset |
| XTAL1/XTAL2 | Oscillator input/output | Supports crystal (1–20 MHz) or external clock drive; XTAL2 unconnected when using external source |
| EA/VPP | External access enable / programming voltage | High = execute from internal Flash; latched at RST release; also receives VPP during Flash programming |
Key Features
| Feature | Design Value |
|---|---|
| In-Application Programming (IAP) | ROM-resident Flash routines allow user code to erase/reprogram Flash sectors without external programmer |
| Programmable Counter Array (PCA) | Five independent 16-bit modules support PWM output, edge-triggered capture, and software-timed events |
| Enhanced UART | Framing error detection, automatic slave address recognition, and dual-buffered transmit/receive paths |
| I²C Serial Interface | Hardware SIO1 controller on P1.6/SCL and P1.7/SDA with master/slave modes and interrupt-driven transfers |
| Dual Clock Mode | Factory-default 6-clock mode (2× speed); OTP-configurable 12-clock mode for legacy 80C51 timing compliance |
| Low-Power Operation | Idle mode (CPU halted, peripherals running) and Power-Down mode (oscillator stopped, RAM retained to 2.0 V) |
Applications
| Motor Control System | Industrial PLC I/O Module |
|---|---|
Use Scenario: Closed-loop DC/BLDC motor control with real-time current sensing and commutation timing. IC Role / Device Role / Timing Role: Primary controller executing PID loops, generating 3-phase PWM via PCA channels, and managing UART-based HMI feedback. Use Value: 6-clock mode delivers deterministic 50 ns instruction timing; PCA's CEX0–CEX4 pins provide synchronized gate-drive signals with sub-microsecond jitter. |
Use Scenario: Remote digital input/output expansion node communicating with main PLC over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O conditioner interfacing discrete sensors/actuators via P0–P3, with UART-to-RS485 translation. Use Value: Enhanced UART framing error detection prevents corrupted command execution; 2 KB RAM buffers protocol packets during transient bus noise. |
| IPMI Baseboard Management | Legacy Equipment Retrofit Controller |
Use Scenario: Embedded baseboard management controller (BMC) monitoring temperature, fan speed, and power supply status. IC Role / Device Role / Timing Role: Standalone sensor aggregator and watchdog supervisor using I²C for thermal sensors and PCA for fan tachometer capture. Use Value: Hardware I²C engine offloads CPU from bit-banging; PCA CEX2 channel captures fan pulses with 16-bit resolution at 20 MHz clock. |
Use Scenario: Drop-in replacement for obsolete 87C51-based control boards in factory automation equipment. IC Role / Device Role / Timing Role: Pin-compatible 80C51 upgrade with Flash reprogrammability, eliminating EPROM socket and UV eraser dependency. Use Value: 64 KB Flash stores multiple firmware versions; ISP capability enables field updates without board removal or specialized programmers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51RD2-RL24 | 64 KB Flash, 1.25 KB RAM, 33 MHz max, but lacks I²C and PCA; uses standard 8051 12-clock timing only | No hardware I²C or PWM-capable PCA - requires bit-banged I²C and software PWM with higher CPU load | Select when cost sensitivity outweighs need for hardware peripherals; verify UART timing compatibility with existing firmware |
| STC89C52RC-PD | 8 KB Flash, 512 B RAM, 35 MHz max, integrated MAX232-level UART drivers, no I²C or PCA | Lower memory and peripheral integration; UART drivers reduce external component count but limit voltage flexibility | Prefer for simple serial gateway designs where Flash size and I²C are non-critical; not suitable for motor control requiring PWM precision |
Compared with AT89C51RD2-RL24 and STC89C52RC-PD, the P89C664HFBD/00,557 uniquely combines 64 KB ISP/IAP Flash, hardware I²C, and a 5-channel PCA - enabling deterministic motor control and sensor aggregation without CPU overhead, while maintaining full 80C51 code compatibility.
Availability
P89C664HFBD/00,557 is available at Aetrix Electronics and suitable for industrial motor drives, PLC I/O modules, IPMI baseboard management units, and legacy equipment retrofits requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for P89C664HFBD/00,557 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (originally Philips Semiconductors) is a global leader in high-reliability automotive, industrial, and secure connectivity ICs, with deep heritage in 8-bit microcontroller innovation.
The P89C664HFBD/00,557 belongs to the P89C66x Flash microcontroller family - designed specifically for industrial control applications demanding field-upgradable firmware, deterministic real-time response, and mixed-signal peripheral integration without sacrificing 80C51 software compatibility.
FAQ
What is the maximum operating frequency of the P89C664HFBD/00,557 and how does clock mode affect performance?
The P89C664HFBD/00,557 operates up to 20 MHz in default 6-clock mode (delivering 40 MHz equivalent throughput) and up to 33 MHz in optional 12-clock mode. The 6-clock mode doubles instruction execution speed versus standard 80C51, while the 12-clock mode ensures full timing compatibility with legacy 8051 code. Clock mode is set via OTP configuration at programming time and cannot be changed in-circuit.
Does the P89C664HFBD/00,557 support In-System Programming (ISP), and what interface is required?
Yes, the P89C664HFBD/00,557 supports In-System Programming (ISP) via its on-chip UART using the default serial loader in ROM. No external programmer or debug adapter is needed - firmware updates can be performed while the device remains soldered in the target system, using only a UART connection and host-side ISP utility software compatible with the P89C664HFBD/00,557 boot protocol.
How many I²C devices can the P89C664HFBD/00,557 communicate with, and what hardware resources does it use?
The P89C664HFBD/00,557 implements a full hardware I²C controller (SIO1) on dedicated pins P1.6/SCL and P1.7/SDA, supporting multimaster operation and all standard transfer modes. It can communicate with multiple I²C slaves using configurable 7-bit slave addresses stored in S1ADR and S1ADEN registers; no GPIO bit-banging or additional timers are required for I²C protocol handling.
What power management modes does the P89C664HFBD/00,557 support, and how is Power-Down exited?
The P89C664HFBD/00,557 supports Idle mode (CPU halted, peripherals active) and Power-Down mode (oscillator stopped, RAM retained down to 2.0 V). Power-Down is exited by hardware reset or level-sensitive external interrupt on INT0/INT1. After exit, the oscillator requires stabilization time (<10 ms); the CPU resumes execution at the instruction following the one that invoked Power-Down, preserving all RAM and SFR contents except on reset.
Is the P89C664HFBD/00,557 pin-compatible with earlier P89C66x variants, and what package does it use?
Yes, the P89C664HFBD/00,557 uses the LQFP-44 package (SOT389-1) and shares identical pinout and electrical characteristics with other P89C66x devices in the same package variant (e.g., P89C662HFBD, P89C668HFBD). This allows direct substitution within the same footprint, provided Flash size, RAM, and peripheral requirements align with the target application.
P89C664HFBD/00,557 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- 89C
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.75V ~ 5.25V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89C664HFBD/00,557 FAQ
1.How can I place an order for P89C664HFBD/00,557 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89C664HFBD/00,557 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89C664HFBD/00,557 reliable?
The price and inventory of P89C664HFBD/00,557 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89C664HFBD/00,557 is usually 5 days.
3.What payment methods are accepted for P89C664HFBD/00,557?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89C664HFBD/00,557 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89C664HFBD/00,557?
P89C664HFBD/00,557 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89C664HFBD/00,557 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89C664HFBD/00,557?
For technical support, including P89C664HFBD/00,557 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89C664HFBD/00,557 requirements.
6.How does Aetrix verify that P89C664HFBD/00,557 is sourced from the original manufacturer or authorized distributors?
All P89C664HFBD/00,557 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89C664HFBD/00,557 meets industry standards.
7.What is the process for return or replacement of P89C664HFBD/00,557?
All P89C664HFBD/00,557 units undergo pre-shipment inspection (PSI). If there is an issue with P89C664HFBD/00,557, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89C664HFBD/00,557 part is unused and in its original packaging.
Return procedure for P89C664HFBD/00,557:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89C664HFBD/00,557 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

