NXP Semiconductors P89LPC9107FN,112
- Part No.:
- P89LPC9107FN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
P89LPC9107FN,112.pdf
- Description:
- IC MCU 8BIT 1KB FLASH 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC9107FN,112 from NXP Semiconductors is an 8-bit microcontroller based on a two-clock accelerated 80C51 core, delivering instruction execution in 2–4 clocks. It integrates 1 kB byte-erasable flash, 128-byte RAM, dual 16-bit timers, a 23-bit system timer/RTC, four-channel 8-bit ADC, DAC output, analog comparator, and enhanced UART with fractional baud rate generation. It targets compact embedded control applications requiring low power, mixed-signal capability, and minimal external components.
For engineers reviewing the P89LPC9107FN,112 datasheet, P89LPC9107FN,112 pinout, P89LPC9107FN,112 application, or P89LPC9107FN,112 equivalent, key selection considerations include its DIP14 package compatibility, 2.4–3.6 V operation with 5 V tolerant I/Os, internal RC oscillator calibrated to ±1 %, and support for keypad interrupt, port pattern matching, and In-Application Programming (IAP-Lite).
Technical Context
The P89LPC9107FN,112 implements an accelerated 80C51 CPU architecture executing instructions in two to four clock cycles-up to six times faster than standard 80C51 devices at the same frequency. Its internal 7.3728 MHz RC oscillator (with clock doubling) enables 136–272 ns instruction cycle times, reducing EMI and power consumption versus higher-frequency alternatives.
It features a unified peripheral set including UART with break detection and automatic address recognition, programmable slew-rate-controlled I/Os, four priority-level interrupts, two keypad interrupt inputs, and configurable port modes (quasi-bidirectional, open-drain, push-pull, input-only). The 23-bit system timer supports RTC functionality and can generate precise timing events independent of CPU load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two-clock accelerated 80C51 CPU - executes all instructions in 2–4 clocks, enabling high throughput at low frequency. |
| Flash Memory | 1 kB byte-erasable flash organized in 256-byte sectors and 16-byte pages - supports non-volatile data storage via single-byte erase. |
| RAM | 128-byte on-chip RAM - sufficient for real-time control stacks and small buffers without external memory. |
| ADC/DAC | Four-input multiplexed 8-bit ADC + single DAC output - enables sensor interfacing and analog output control in space-constrained designs. |
| Timers & RTC | Dual 16-bit timer/counters + 23-bit system timer - provides flexible timing, PWM generation, and real-time clock capability with no external crystal required. |
| UART | Enhanced UART with fractional baud rate generator, break detect, framing error detection, and auto-address recognition - ensures robust serial communication across variable baud rates and noisy environments. |
| Operating Voltage | 2.4 V to 3.6 V supply with 5.5 V tolerant I/O pins - allows direct interface with legacy 5 V logic while operating from modern low-voltage rails. |
| Power Modes | Idle mode and two Power-down modes; typical Power-down current < 1 µA - extends battery life in intermittent-sensing applications. |
Pinout & Package
Package: DIP14 (plastic dual in-line package; 14 leads; 300 mil width; SOT27-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.1/KBI1/AD10 | Port 0 bit 1 / Keypad input 1 / ADC channel 0 | Configurable I/O supporting keyboard scan, analog sensing, or general-purpose digital I/O with Schmitt trigger input. |
| P0.2/KBI2/AD11 | Port 0 bit 2 / Keypad input 2 / ADC channel 1 | Shared function pin enabling simultaneous keypad event detection and analog measurement on same physical line. |
| P0.3/CIN1B/AD12 | Port 0 bit 3 / Comparator 1 positive input / ADC channel 2 | Supports analog comparator reference comparison and ADC sampling on same pin, reducing component count. |
| P0.4/CIN1A/AD13/DAC1 | Port 0 bit 4 / Comparator 1 negative input / ADC channel 3 / DAC output | Multi-function analog node: accepts comparator inputs, samples analog signals, or drives analog output - simplifies mixed-signal signal chains. |
| P0.5/CMPREF/CLKIN | Port 0 bit 5 / Comparator reference input / External clock input | Provides precision voltage reference for analog comparator or accepts external timing source for synchronous operation. |
| P0.7/T1/CLKOUT | Port 0 bit 7 / Timer 1 I/O / Clock output | Delivers system clock externally for synchronization or acts as timer overflow/PWM output - eliminates need for separate clock buffer. |
| P1.0/TXD | Port 1 bit 0 / UART transmit data | Dedicated UART TX output with configurable drive strength and slew rate control for noise-sensitive RS-232/RS-485 interfaces. |
| P1.1/RXD | Port 1 bit 1 / UART receive data | Dedicated UART RX input with Schmitt trigger and noise filtering - improves serial reliability in electrically noisy industrial environments. |
| P1.2/T0 | Port 1 bit 2 / Timer 0 I/O | External count input or PWM output - enables precise motor control, pulse-width modulation, or event counting without external logic. |
| P1.5/RST | Port 1 bit 5 / Reset input | Active-low reset input with internal power-on reset and brownout detection - removes need for external reset IC in most applications. |
| VDD | Power supply | Primary 2.4–3.6 V supply rail; powers core, peripherals, and I/O - supports single-supply operation with no auxiliary regulators required. |
| VSS | Ground | 0 V reference for analog and digital circuits - shared ground plane simplifies PCB layout and reduces return path impedance. |
Key Features
| Feature | Design Value |
|---|---|
| Internal RC oscillator | Factory-calibrated to ±1 % accuracy at 7.3728 MHz - eliminates external crystal and load capacitors, reducing BOM cost and board area. |
| In-Application Programming (IAP-Lite) | Enables firmware updates and non-volatile data storage in flash without external programmer - supports field upgrades and parameter logging. |
| Programmable port output modes | Quasi-bidirectional, open-drain, push-pull, and input-only configurations per pin - optimizes drive strength, power, and interface compatibility (e.g., I²C, LED drive, 5 V logic). |
| Port input pattern match | Generates interrupt when Port 0 pins match or mismatch a programmable 8-bit pattern - enables efficient keypad scanning and state-change detection without CPU polling. |
| LED drive capability | 20 mA sink/source per port pin (chip-limited total) - directly drives status LEDs or small indicators without external transistors. |
| Controlled slew rate outputs | ~10 ns minimum ramp time on all outputs - reduces electromagnetic interference (EMI) and signal integrity issues in dense layouts. |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Compact, battery-powered temperature/humidity sensor node with local display and wireless uplink. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-based wake-up scheduling, UART debug interface, and low-power sleep/wake cycles. Use Value: Integrated 23-bit RTC and sub-1 µA Power-down mode enable multi-year battery life; 5 V tolerant I/O simplifies connection to legacy display modules. | Use Scenario: Residential HVAC controller with keypad input, analog sensor conditioning, and relay driver interface. IC Role / Device Role / Timing Role: System-on-chip handling keypad scanning, thermistor ADC conversion, DAC-driven valve control, and timed fan staging. Use Value: Four-channel ADC + DAC + comparator allow full analog front-end integration; port pattern match reduces CPU overhead during keypad polling. |
| Embedded Power Monitor | Low-Cost PLC I/O Module |
Use Scenario: DIN-rail mounted AC power monitor measuring voltage/current harmonics and reporting via RS-485. IC Role / Device Role / Timing Role: Real-time data acquisition engine synchronizing ADC sampling to line frequency using timer-triggered conversions. Use Value: Dual 16-bit timers provide precise sampling intervals; enhanced UART with framing error detection ensures robust Modbus RTU communication. | Use Scenario: 8-channel digital input module for small-scale automation, detecting switch states and driving status LEDs. IC Role / Device Role / Timing Role: Dedicated I/O processor managing opto-isolated inputs, LED indicators, and isolated RS-485 communication. Use Value: 10 I/O pins (with internal oscillator/reset) plus 20 mA LED drive eliminate external drivers; 5 V tolerance matches common industrial logic levels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC9107FDH | TSSOP14 package (4.4 mm body width); identical electrical specs and pinout mapping to DIP14 version. | Suitable for surface-mount production; requires reflow-compatible PCB layout but offers smaller footprint and better thermal performance. | Select P89LPC9107FDH for automated assembly and space-constrained boards; P89LPC9107FN,112 remains optimal for through-hole prototyping, repair, or legacy DIP systems. |
| P89LPC9103FTK | HVSON10 package (3 × 3 × 0.85 mm); lacks T0/T1 PWM, CLKOUT, and one I/O pin; retains UART and ADC but omits DAC and comparator reference input. | Better suited for ultra-compact UART-centric control where analog functions are secondary and board area is critical. | Choose P89LPC9103FTK only when size is paramount and DAC/comparator functionality is unnecessary; P89LPC9107FN,112 provides full mixed-signal capability in DIP format. |
Compared with P89LPC9107FDH and P89LPC9103FTK, the P89LPC9107FN,112 uniquely combines DIP14 mechanical compatibility, full analog peripheral set (DAC, comparator, 4-channel ADC), and dual timer/PWM capability - making it the only option for through-hole designs requiring integrated mixed-signal control without external support components.
Availability
P89LPC9107FN,112 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat controllers, embedded power monitors, and low-cost PLC I/O modules requiring stable component supply, long-term manufacturability, and through-hole assembly compatibility.
Supply support for P89LPC9107FN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC9107FN,112 belongs to NXP's LPC900 family of 8-bit microcontrollers, designed specifically for cost-sensitive, space-constrained embedded control applications requiring integrated analog peripherals, low power, and minimal external components.
FAQ
What is the maximum operating frequency of the P89LPC9107FN,112 when using the internal RC oscillator?
The P89LPC9107FN,112 operates with an internal RC oscillator factory-calibrated to 7.3728 MHz. With clock doubling enabled, it achieves an effective CPU clock of 14.7456 MHz, yielding instruction cycle times of 136–272 ns. This frequency is sufficient for real-time control tasks while maintaining low power and EMI - no external crystal is needed for basic operation of the P89LPC9107FN,112.
Does the P89LPC9107FN,112 support In-Application Programming (IAP)?
Yes, the P89LPC9107FN,112 supports In-Application Programming (IAP-Lite), allowing firmware updates and non-volatile data storage directly in flash memory during normal operation. This capability enables field upgrades and runtime parameter logging without requiring external programming hardware - a core feature confirmed in the official NXP product data sheet for the P89LPC9107FN,112.
How many I/O pins are available on the P89LPC9107FN,112 in its default configuration?
The P89LPC9107FN,112 provides up to 10 I/O pins when using internal oscillator and reset options. These include P0.1–P0.5, P0.7, P1.0–P1.2, and P1.5 (RST, configured as input-only). All pins support configurable output modes and Schmitt-triggered inputs - a confirmed specification for the P89LPC9107FN,112 in its DIP14 package.
Can the P89LPC9107FN,112 operate from a 5 V supply?
No, the P89LPC9107FN,112 has a specified VDD operating range of 2.4 V to 3.6 V. However, its I/O pins are 5 V tolerant - they may be pulled up to or driven by 5.5 V logic signals without damage. This allows safe interfacing with legacy 5 V systems while powering the P89LPC9107FN,112 from a regulated 3.3 V supply.
What analog functions are integrated into the P89LPC9107FN,112?
The P89LPC9107FN,112 integrates a four-channel 8-bit ADC (AD10–AD13), a single DAC output (DAC1), and an analog comparator with selectable reference (CMPREF) and dual inputs (CIN1A/CIN1B). These functions are fully documented in the NXP datasheet and are accessible via dedicated pins on the P89LPC9107FN,112 DIP14 package - enabling complete analog signal acquisition and generation without external converters.
P89LPC9107FN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 12
- Program Memory Size:
- 1KB (1K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 4x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P89LPC9107FN,112 FAQ
1.How can I place an order for P89LPC9107FN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC9107FN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC9107FN,112 reliable?
The price and inventory of P89LPC9107FN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC9107FN,112 is usually 5 days.
3.What payment methods are accepted for P89LPC9107FN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC9107FN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC9107FN,112?
P89LPC9107FN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC9107FN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC9107FN,112?
For technical support, including P89LPC9107FN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC9107FN,112 requirements.
6.How does Aetrix verify that P89LPC9107FN,112 is sourced from the original manufacturer or authorized distributors?
All P89LPC9107FN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC9107FN,112 meets industry standards.
7.What is the process for return or replacement of P89LPC9107FN,112?
All P89LPC9107FN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC9107FN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC9107FN,112 part is unused and in its original packaging.
Return procedure for P89LPC9107FN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC9107FN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

