My Inquiry
My Account
NXP Semiconductors P89LPC913FDH,129
- Part No.:
- P89LPC913FDH,129
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P89LPC913FDH,129.pdf
- Description:
- IC MCU 8BIT 1KB FLASH 14TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,685
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC913FDH,129 from NXP Semiconductors is an 8-bit microcontroller based on a two-clock 80C51 core, delivering six times the instruction throughput of standard 80C51 devices at 18 MHz. It integrates 1 kB flash code memory (byte-erasable), 128 B RAM, dual 16-bit timers, SPI, UART with fractional baud rate generator, and two analog comparators - all in a 14-pin TSSOP package. It targets compact embedded control applications such as sensor interface modules and low-pin-count industrial controllers.
For engineers reviewing the P89LPC913FDH,129 datasheet, P89LPC913FDH,129 pinout, P89LPC913FDH,129 application, or P89LPC913FDH,129 equivalent, this device offers verified UART+SPI dual-serial capability, 5 V-tolerant I/O, internal RC oscillator calibrated to ±1 %, and brownout reset with interrupt option - key selection criteria for cost-sensitive, space-constrained 3 V systems.
Technical Context
The P89LPC913FDH,129 implements a high-performance accelerated 2-clock 80C51 CPU executing instructions in 2–4 clocks, enabling 111–222 ns cycle times at 18 MHz. Its architecture supports In-Application Programming (IAP-Lite) and byte-erase flash, allowing non-volatile data storage within code memory.
It features a configurable on-chip oscillator (20 kHz–18 MHz), separate watchdog oscillator for fail-detect, four interrupt priority levels, keypad interrupt with pattern match on Port 0, and programmable port output modes (quasi-bidirectional, open-drain, push-pull). The UART includes break detection, framing error handling, and automatic address recognition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two-clock 80C51 CPU; executes all instructions in 2–4 clocks, enabling 6× performance vs. standard 80C51 at same frequency. |
| Flash Memory | 1 kB byte-erasable flash organized in 256 B sectors and 16 B pages; supports IAP-Lite and non-volatile data storage. |
| RAM | 128 B on-chip RAM for data and stack operations; sufficient for small real-time control tasks without external memory. |
| Operating Voltage | 2.4 V to 3.6 V VDD; I/O pins are 5 V tolerant (up to 5.5 V), enabling direct interfacing with legacy 5 V peripherals. |
| Max Clock Frequency | 18 MHz maximum oscillator frequency; supports internal RC oscillator (±1 % factory calibration) or external crystal/resonator. |
| Package | TSSOP14 (SOT402-1); 4.4 mm body width, surface-mount compatible, optimized for high-density PCB layouts. |
| Temperature Range | −40 °C to +85 °C; qualified for industrial ambient environments without derating. |
Pinout & Package
Package: Plastic thin shrink small outline package, 14 leads, body width 4.4 mm (SOT402-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P2.2/MOSI) | SPI Master Out / Slave In | Configurable bidirectional SPI data line; outputs when master, inputs when slave; Schmitt-triggered input. |
| 2 (P2.5/SPICLK) | SPI Clock | Outputs SPI clock when master, inputs clock when slave; supports synchronous serial communication up to 18 MHz system clock. |
| 3 (P1.5/RST) | Reset Input | Active-low external reset; also used to force ISP mode during power-on; requires external hold circuit above 12 MHz operation. |
| 4 (VSS) | Ground Reference | 0 V reference for all digital and analog circuitry; must be low-impedance connection for stable operation. |
| 5 (P0.6/CMP1/KBI6) | Comparator 1 Output / Keypad Input 6 | Open-collector comparator output or keyboard interrupt input; supports wake-up from power-down on edge transition. |
| 6 (P1.1/RXD) | UART Receiver Input | Asynchronous serial data input for enhanced UART; supports fractional baud rate generation and framing error detection. |
| 7 (P3.1/XTAL1) | Oscillator Input / Port Pin | Crystal/resonator input when external oscillator selected; functions as general-purpose I/O when internal RC oscillator is active. |
| 8 (P3.0/XTAL2/CLKOUT) | Oscillator Output / Clock Divided-by-2 | Crystal amplifier output or CPU clock divided by 2 (via ENCLK bit); usable as system clock source for external logic. |
| 9 (P1.0/TXD) | UART Transmitter Output | Asynchronous serial data output; supports break detect, automatic address recognition, and versatile interrupt capabilities. |
| 10 (VDD) | Power Supply | 2.4–3.6 V supply for core and I/O; powers all peripherals including comparators, timers, and UART in active mode. |
| 11 (P0.5/CMPREF/KBI5) | Comparator Reference / Keypad Input 5 | Negative input for Comparator 1; also serves as programmable keypad interrupt source with pattern-match detection. |
| 12 (P0.4/CIN1A/KBI4) | Comparator 1 Positive Input A / Keypad Input 4 | Analog input for Comparator 1; doubles as Schmitt-triggered keypad interrupt pin with configurable edge sensitivity. |
| 13 (P0.2/CIN2A/KBI2) | Comparator 2 Positive Input A / Keypad Input 2 | Analog input for Comparator 2; enables dual-threshold sensing or window-comparator configurations with CMPREF. |
| 14 (P2.3/MISO) | SPI Master In / Slave Out | Configurable bidirectional SPI data line; inputs when master, outputs when slave; supports full-duplex communication. |
Key Features
| Feature | Design Value |
|---|---|
| Enhanced UART with fractional baud rate | Enables precise asynchronous communication across wide clock frequencies (e.g., 115.2 kbps at 18 MHz), reducing timing errors in variable-speed systems. |
| Two analog comparators with selectable inputs | Supports threshold detection, battery monitoring, or zero-crossing sensing without external op-amps; reference shared between both comparators. |
| Programmable port output configuration | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only modes - simplifies level-shifting and drive-strength optimization. |
| Port 0 pattern-match interrupt | Allows wake-up from power-down when specific combinations of Port 0 pins match a user-defined pattern - critical for ultra-low-power sensor polling. |
| Internal RC oscillator (±1 % calibrated) | Eliminates need for external crystal/resonator in cost-sensitive designs while maintaining timing accuracy sufficient for UART and timer-based functions. |
| LED drive capability (20 mA per pin) | Direct LED driving without external transistors; total chip current limit ensures safe operation across all 12 I/O pins simultaneously. |
Applications
| Industrial Sensor Node | Smart Meter Interface |
|---|---|
|
Use Scenario: Compact environmental sensor module measuring temperature/humidity with local threshold alerting and RS-485 backhaul. IC Role / Device Role / Timing Role: Primary controller managing ADC interface (via comparator inputs), UART-to-RS485 translation, and low-power sleep/wake cycles. Use Value: Integrated UART+SPI eliminates external level shifters; 5 V-tolerant I/O interfaces directly with RS-485 transceivers; 1 µA power-down current extends battery life. |
Use Scenario: Utility meter sub-module performing tamper detection, pulse counting, and secure firmware updates over HART or M-Bus. IC Role / Device Role / Timing Role: Secure boot loader and peripheral manager handling encrypted IAP-Lite updates, comparator-based tamper sensing, and UART-based protocol translation. Use Value: Byte-erasable flash enables field-upgradable security keys; brownout reset with interrupt allows graceful shutdown before voltage collapse; 128 B RAM buffers protocol packets. |
| Home Appliance Control Panel | Low-Cost Motor Driver Interface |
|
Use Scenario: Keypad-driven HVAC control panel with backlight dimming, status LEDs, and fan speed feedback via PWM. IC Role / Device Role / Timing Role: Human interface processor scanning 6-key matrix via Port 0 KBI, generating PWM for LED dimming on P1.2, and communicating status via UART. Use Value: Keypad interrupt with pattern match reduces CPU polling overhead; 20 mA LED drive supports direct segment control; controlled slew-rate outputs minimize EMI in noisy appliance environments. |
Use Scenario: Brushless DC motor commutation controller using hall-effect sensors and discrete MOSFET gate drivers. IC Role / Device Role / Timing Role: Real-time commutation sequencer reading hall sensors via comparator inputs (CIN1A/CIN2A), toggling GPIOs for gate drive timing, and monitoring overcurrent via CMP1. Use Value: Dual 16-bit timers generate precise commutation intervals; analog comparators provide fast overcurrent response (<1 µs propagation); 2.4–3.6 V operation matches motor driver supply rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC912FDH | Lacks UART; retains SPI, comparators, and timers; identical flash/RAM and TSSOP14 package. | Suitable only for SPI-only communication systems; cannot support UART-based diagnostics or host interface. | Select when UART is unnecessary and BOM cost reduction is prioritized over serial flexibility. |
| P89LPC914FDH | Includes T0 PWM output and SS pin for SPI slave select; max fosc limited to 12 MHz; same package and memory. | Better suited for PWM-driven loads (e.g., LED dimming, fan control); lower max clock restricts high-speed processing. | Choose when dedicated PWM output and hardware SS are required, and 12 MHz system clock suffices. |
Compared with P89LPC912FDH and P89LPC914FDH, the P89LPC913FDH,129 uniquely balances UART+SPI dual-serial capability, 18 MHz operation, and full comparator set - making it optimal for mixed-interface, time-critical sensor nodes where communication flexibility and timing precision are both essential.
Availability
P89LPC913FDH,129 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart meter interfaces, home appliance control panels, and low-cost motor driver interfaces requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for P89LPC913FDH,129 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC913FDH,129 belongs to NXP's LPC900 family of low-pin-count, low-power 8-bit microcontrollers designed for cost-sensitive embedded control where integration, reliability, and ease of programming are critical.
FAQ
What is the maximum operating frequency of the P89LPC913FDH,129?
The P89LPC913FDH,129 supports a maximum oscillator frequency of 18 MHz, achievable with either an external crystal/resonator or the internal RC oscillator. At this frequency, its two-clock 80C51 core delivers instruction cycle times of 111–222 ns, enabling high-efficiency execution for real-time control tasks without external acceleration.
Does the P89LPC913FDH,129 support in-system programming?
Yes, the P89LPC913FDH,129 supports In-Application Programming (IAP-Lite) and byte-erase flash operations, allowing firmware updates and non-volatile data storage without removing the device from the circuit. This capability is enabled through dedicated SFRs and requires no external high-voltage programming signals.
Can the P89LPC913FDH,129 operate without an external crystal?
Yes, the P89LPC913FDH,129 includes a factory-calibrated internal RC oscillator accurate to ±1 %, eliminating the need for external crystal components. This oscillator is selectable and fine-tunable via flash configuration bits, supporting frequencies from 20 kHz to 18 MHz - ideal for cost-optimized and space-constrained designs.
How many I/O pins are available on the P89LPC913FDH,129 in standard configuration?
The P89LPC913FDH,129 provides up to 12 usable I/O pins when using the internal oscillator and reset options. These include Port 0 (4 pins), Port 1 (3 pins), Port 2 (3 pins), and Port 3 (2 pins), all configurable as quasi-bidirectional, open-drain, push-pull, or input-only - with Schmitt-triggered inputs on every pin.
What UART features does the P89LPC913FDH,129 include?
The P89LPC913FDH,129 includes an enhanced UART with fractional baud rate generation, break detection, framing error detection, automatic address recognition, and versatile interrupt capabilities. These features enable robust, low-error communication in multi-drop networks and simplify protocol implementation in resource-constrained systems.
P89LPC913FDH,129 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC900
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 12
- Program Memory Size:
- 1KB (1K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC913FDH,129 FAQ
1.How can I place an order for P89LPC913FDH,129 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC913FDH,129 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC913FDH,129 reliable?
The price and inventory of P89LPC913FDH,129 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC913FDH,129 is usually 5 days.
3.What payment methods are accepted for P89LPC913FDH,129?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC913FDH,129 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC913FDH,129?
P89LPC913FDH,129 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC913FDH,129 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC913FDH,129?
For technical support, including P89LPC913FDH,129 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC913FDH,129 requirements.
6.How does Aetrix verify that P89LPC913FDH,129 is sourced from the original manufacturer or authorized distributors?
All P89LPC913FDH,129 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC913FDH,129 meets industry standards.
7.What is the process for return or replacement of P89LPC913FDH,129?
All P89LPC913FDH,129 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC913FDH,129, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC913FDH,129 part is unused and in its original packaging.
Return procedure for P89LPC913FDH,129:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC913FDH,129 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
