NXP Semiconductors P89LPC920FN,112
- Part No.:
- P89LPC920FN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
P89LPC920FN,112.pdf
- Description:
- IC MCU 8BIT 2KB FLASH 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,059
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC920FN,112 from NXP Semiconductors (formerly Philips) is an 8-bit microcontroller based on a two-clock 80C51 core, delivering six times the instruction throughput of standard 80C51 devices at 18 MHz. It integrates 2 kB Flash code memory, 256-byte RAM, two 16-bit timers, real-time clock, dual analog comparators, and enhanced UART with fractional baud rate generation - enabling compact, low-power embedded control in space-constrained industrial and consumer systems.
For engineers reviewing the P89LPC920FN,112 datasheet, P89LPC920FN,112 pinout, P89LPC920FN,112 application, or P89LPC920FN,112 equivalent, key selection criteria include its 2.4–3.6 V operation with 5 V-tolerant I/Os, on-chip RC oscillator calibrated to ±1 %, programmable port configurations (quasi-bidirectional/open-drain/push-pull), and support for In-Application Programming (IAP) of Flash memory.
Technical Context
The P89LPC920FN,112 executes instructions in two to four CPU clock cycles via its accelerated two-clock architecture, achieving 111–222 ns instruction cycle times at 18 MHz. Its clock system supports four selectable sources: internal RC oscillator (7.373 MHz, factory-trimmed), watchdog oscillator (400 kHz), external crystal (20 kHz–18 MHz), or external clock input - all configurable via Flash configuration bits.
Peripheral integration includes a 400 kHz I²C-bus interface, UART with break detection and automatic address recognition, two analog comparators with selectable inputs and reference, and keypad interrupt capability across Port 0 pins. Power management features include Idle mode, two Power-down modes (typical 1 µA total current with comparators disabled), and brownout reset with optional interrupt.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two-clock 80C51 CPU executing most instructions in 2–4 clock cycles; 6× performance vs. standard 80C51 at same frequency. |
| Flash Memory | 2 kB Flash code memory with 1 kB erasable sectors and 64-byte page erase; supports In-Application Programming (IAP). |
| RAM | 256-byte on-chip data RAM for variable storage and stack operations. |
| Operating Voltage | 2.4 V to 3.6 V supply range; I/O pins tolerate up to 5.5 V - enables direct interfacing with 5 V logic without level shifters. |
| Max Clock Frequency | 18 MHz maximum operating frequency; supports crystal, RC, watchdog, or external clock sources. |
| Timers/Counters | Two 16-bit counter/timers (T0, T1); each configurable as PWM output or port toggle on overflow. |
| Real-Time Clock | Dedicated RTC module usable as system timer; independent of main CPU clock source. |
Pinout & Package
Package: DIP20 (plastic dual in-line package, 20 leads, 300 mil width, SOT146-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - KBI0/CMP2/P0.0 | Port 0 bit 0 / Comparator 2 output / Keypad interrupt 0 | Configurable I/O with Schmitt trigger; supports keyboard scan and analog comparison functions. |
| 11 - P0.1/CIN2B/KBI1 | Port 0 bit 1 / Comparator 2 positive input B / Keypad interrupt 1 | Multi-function pin enabling analog sensing and user-input detection on same port. |
| 12 - P0.2/CIN2A/KBI2 | Port 0 bit 2 / Comparator 2 positive input A / Keypad interrupt 2 | Allows differential comparator configuration and simultaneous keypad matrix scanning. |
| 13 - P0.3/CIN1B/KBI3 | Port 0 bit 3 / Comparator 1 positive input B / Keypad interrupt 3 | Supports dual-comparator operation with independent reference and input routing. |
| 14 - P0.4/CIN1A/KBI4 | Port 0 bit 4 / Comparator 1 positive input A / Keypad interrupt 4 | Enables flexible analog front-end design with shared port resources. |
| 15 - VDD | Power supply | Primary 2.4–3.6 V supply rail; powers core, peripherals, and I/O drivers. |
| 16 - P0.5/CMPREF/KBI5 | Port 0 bit 5 / Comparator reference (negative) input / Keypad interrupt 5 | Provides dedicated reference voltage input for both comparators; eliminates need for external reference circuitry. |
| 17 - P0.6/CMP1/KBI6 | Port 0 bit 6 / Comparator 1 output / Keypad interrupt 6 | Output for comparator decision; can drive LED or interrupt controller directly. |
| 18 - P0.7/T1/KBI7 | Port 0 bit 7 / Timer 1 external count input or overflow output / Keypad interrupt 7 | Combines timing, counting, and user-interface functions on single pin. |
| 19 - P1.0/TXD | Port 1 bit 0 / UART transmit output | Asynchronous serial output supporting full-duplex communication with fractional baud rate generation. |
| 20 - P1.1/RXD | Port 1 bit 1 / UART receive input | Asynchronous serial input with framing error detection and break detect capability. |
| 2 - P1.7 | Port 1 bit 7 | Configurable I/O with Schmitt trigger; supports push-pull, open-drain, or quasi-bidirectional mode. |
| 3 - P1.6 | Port 1 bit 6 | Configurable I/O with Schmitt trigger; supports multiple output configurations per pin. |
| 4 - RST/P1.5 | Reset input / Port 1 bit 5 (input only) | Active-low reset input; when enabled, resets CPU and peripherals to default state at address 0x0000. |
| 5 - VSS | Ground | 0 V reference for analog and digital circuits; must be low-impedance connection for stable operation. |
| 6 - XTAL1/P3.1 | Clock input / Port 3 bit 1 | Crystal/resonator input or external clock source; becomes general-purpose input if internal RC oscillator selected. |
| 7 - CLKOUT/XTAL2/P3.0 | Clock output / Crystal output / Port 3 bit 0 | Outputs CCLK/2 when crystal not used; enables synchronization of external peripherals to MCU clock. |
| 8 - INT1/P1.4 | External interrupt 1 input / Port 1 bit 4 | Edge-triggered interrupt input supporting fast event response; configurable polarity. |
| 9 - SDA/INT0/P1.3 | I²C data line / External interrupt 0 input / Port 1 bit 3 | Open-drain bidirectional I²C bus line with integrated interrupt capability for slave addressing. |
| 10 - SCL/T0/P1.2 | I²C clock line / Timer 0 external count input / Port 1 bit 2 | Open-drain I²C clock output; also serves as external event counter input for T0. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip RC oscillator | Factory-calibrated 7.373 MHz ±1 % at room temperature; eliminates external crystal and reduces BOM cost and board area. |
| Programmable port configurations | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only modes - simplifies interface design across diverse peripheral types. |
| Port 0 pattern match interrupt | Generates interrupt when Port 0 pin values match or mismatch a user-defined 8-bit pattern - enables efficient keypad scanning without polling. |
| Controlled slew rate outputs | ~10 ns minimum ramp time on all port outputs - reduces electromagnetic interference (EMI) in noise-sensitive environments. |
| LED drive capability | 20 mA sink/source per port pin (80 mA total chip limit) - allows direct LED driving without external transistors in indicator applications. |
| Four interrupt priority levels | Hardware-based priority arbitration across eight keypad interrupts plus two external interrupts - ensures deterministic real-time response. |
Applications
| Industrial Sensor Node | Smart Appliance Control |
|---|---|
Use Scenario: Low-cost, battery-powered temperature/humidity sensor node with local display and I²C sensor interface. IC Role / Device Role / Timing Role: Main system controller managing sensor reads, LCD updates, UART debug output, and RTC-based sampling intervals. Use Value: On-chip RC oscillator eliminates crystal cost; 2.4–3.6 V operation extends battery life; 5 V-tolerant I/O interfaces directly with legacy 5 V displays and sensors. |
Use Scenario: Washing machine control board requiring motor timing, keypad input, and fault monitoring. IC Role / Device Role / Timing Role: Primary MCU handling user interface, motor phase control via PWM, analog comparator-based overcurrent detection, and real-time cycle timing. Use Value: Dual analog comparators enable hardware-level overcurrent protection; programmable port modes simplify relay and triac driver interfacing; IAP allows field firmware updates. |
| Energy Meter Interface Module | POS Terminal Peripheral Controller |
Use Scenario: Sub-metering module aggregating pulse outputs from utility meters and communicating via UART to central gateway. IC Role / Device Role / Timing Role: Pulse counter and protocol translator using Timer 1 for high-resolution pulse capture and UART for ASCII/Modbus RTU transmission. Use Value: 16-bit Timer 1 supports accurate pulse counting up to 18 MHz; fractional baud rate generator ensures precise UART timing across wide crystal tolerances. |
Use Scenario: Point-of-sale terminal add-on board managing magnetic stripe reader, buzzer, and status LEDs. IC Role / Device Role / Timing Role: Dedicated peripheral controller offloading host processor; handles MSR data decoding, audio tone generation, and LED sequencing. Use Value: Eight keypad interrupt inputs support multi-button UI; 20 mA LED drive enables bright visual feedback; controlled slew rate minimizes EMI near sensitive payment readers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC922FN | 8 kB Flash (vs. 2 kB), same DIP20 package and pinout; identical peripheral set and voltage range. | Suitable for applications requiring larger firmware footprint or future feature expansion without PCB change. | Select when firmware size exceeds 2 kB or long-term scalability is required; no hardware redesign needed. |
| NXP LPC932 | Successor device with enhanced debug interface, improved ESD rating, and updated packaging; retains functional compatibility but uses different Flash programming protocol. | Preferred for new designs requiring extended lifecycle support and modern toolchain integration. | Choose for new projects where long-term availability and JTAG debugging are critical; not drop-in compatible due to programming differences. |
Compared with P89LPC920FN,112, P89LPC922FN offers immediate Flash capacity headroom while maintaining identical hardware integration, whereas NXP LPC932 provides modern development infrastructure at the cost of minor firmware toolchain adaptation.
Availability
P89LPC920FN,112 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart appliance control, energy meter interface modules, and POS terminal peripheral controllers requiring stable component supply and long-lifecycle support.
Supply support for P89LPC920FN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, is a global leader in high-performance mixed-signal ICs for automotive, industrial, and consumer applications.
The P89LPC920FN,112 belongs to the LPC900 family of 8-bit microcontrollers designed specifically for cost-sensitive, space-constrained embedded control applications demanding high integration, low power, and robust analog/digital peripheral sets.
FAQ
What is the maximum operating frequency of the P89LPC920FN,112?
The P89LPC920FN,112 supports a maximum operating frequency of 18 MHz. This applies when using the high-speed crystal oscillator option (4–18 MHz range) or external clock input. At 18 MHz, the two-clock architecture delivers instruction cycle times of 111–222 ns, enabling six times the throughput of a standard 80C51 running at the same clock frequency. The P89LPC920FN,112 must have the reset function enabled on P1.5 when operating above 12 MHz.
Does the P89LPC920FN,112 support in-circuit programming?
Yes, the P89LPC920FN,112 supports both Serial Flash Programming for in-circuit production coding and In-Application Programming (IAP) of its 2 kB Flash memory. IAP allows firmware updates while the device is running, enabling field upgrades without removing the P89LPC920FN,112 from the target system. Flash security bits prevent unauthorized reading of protected application code.
What are the I/O voltage tolerance specifications for the P89LPC920FN,112?
The P89LPC920FN,112 features 5 V-tolerant I/O pins, meaning all port pins may be safely pulled up to or driven by signals up to 5.5 V, even when operating from a 2.4–3.6 V VDD supply. This eliminates the need for external level-shifting circuitry when interfacing with legacy 5 V peripherals such as displays, sensors, or logic families - a key advantage in mixed-voltage system designs.
How does the on-chip RC oscillator in the P89LPC920FN,112 achieve accuracy?
The P89LPC920FN,112's on-chip RC oscillator is factory-calibrated to ±1 % at room temperature (25 °C) and operates at 7.373 MHz. Its frequency can be fine-tuned using the 6-bit TRIM register, allowing end users to adjust for temperature drift or board-level variations. This calibration and trim capability enables reliable operation without external crystal components, reducing cost and board space in cost-sensitive applications.
Can the P89LPC920FN,112 generate PWM signals?
Yes, the P89LPC920FN,112 can generate PWM signals using either Timer 0 or Timer 1. Each 16-bit timer may be configured to toggle a port output upon overflow, producing a square-wave PWM output. The duty cycle is controlled by loading the timer registers with appropriate initial values, and the frequency is determined by the selected clock source and timer reload value - enabling basic motor control or LED dimming without external hardware.
P89LPC920FN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P89LPC920FN,112 FAQ
1.How can I place an order for P89LPC920FN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC920FN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC920FN,112 reliable?
The price and inventory of P89LPC920FN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC920FN,112 is usually 5 days.
3.What payment methods are accepted for P89LPC920FN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC920FN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC920FN,112?
P89LPC920FN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC920FN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC920FN,112?
For technical support, including P89LPC920FN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC920FN,112 requirements.
6.How does Aetrix verify that P89LPC920FN,112 is sourced from the original manufacturer or authorized distributors?
All P89LPC920FN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC920FN,112 meets industry standards.
7.What is the process for return or replacement of P89LPC920FN,112?
All P89LPC920FN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC920FN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC920FN,112 part is unused and in its original packaging.
Return procedure for P89LPC920FN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC920FN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

