My Inquiry
My Account
NXP Semiconductors P89LPC9221FN,112
- Part No.:
- P89LPC9221FN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
P89LPC9221FN,112.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 20DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,910
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC9221FN,112 from NXP Semiconductors (formerly Philips) is an 8-bit microcontroller based on a two-clock 80C51 core, delivering six times the instruction throughput of standard 80C51 devices at 18 MHz. It integrates 8 kB Flash memory, 256-byte RAM, dual 16-bit timers, real-time clock, two analog comparators, enhanced UART with fractional baud rate generator, and 400 kHz I²C interface. It targets low-power embedded control in industrial sensors and smart peripherals.
For engineers reviewing the P89LPC9221FN,112 datasheet, P89LPC9221FN,112 pinout, P89LPC9221FN,112 application, or P89LPC9221FN,112 equivalent, key selection criteria include its DIP20 package, 2.4–3.6 V operation with 5 V-tolerant I/Os, high-drive (20 mA) capability on eight pins, and in-application Flash programming support for field firmware updates.
Technical Context
The P89LPC9221FN,112 executes instructions in two to four CPU clock cycles using a two-clock architecture, achieving 111–222 ns instruction cycle times at 18 MHz. Its clock system supports four selectable sources: internal RC oscillator (7.373 MHz ±1%), watchdog oscillator (400 kHz), external crystal (20 kHz–18 MHz), or external clock input - all configurable via Flash bits.
It features programmable port output modes (quasi-bidirectional, open-drain, push-pull, input-only), Schmitt-trigger inputs on all I/Os, and port pattern-match interrupt on Port 0. The device includes dedicated hardware for keypad scanning (8 inputs), four interrupt priority levels, and a second data pointer for efficient memory access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two-clock 80C51 CPU; executes most instructions in 2–4 CCLK cycles, enabling 6× speed vs. legacy 80C51 at same frequency. |
| Memory | 8 kB Flash (1 kB erasable sectors, 64-byte pages) + 256-byte RAM; supports in-application reprogramming and Flash security bits. |
| Operating Voltage | 2.4 V to 3.6 V VDD; I/O pins tolerate up to 5.5 V, enabling direct interfacing with 5 V logic without level shifters. |
| High-Drive I/O | Eight pins (P0.3–P0.7, P1.4, P1.6, P1.7) deliver 20 mA source current; total chip limit is 160 mA, supporting direct LED drive. |
| Peripherals | Dual 16-bit timers (configurable as PWM or toggle outputs), real-time clock/system timer, two analog comparators, enhanced UART, and 400 kHz I²C bus. |
| Power Management | Idle and two Power-down modes; typical Power-down current is 1 µA (with voltage comparators disabled); wake-up via low-level interrupt. |
| Package & Pin Count | DIP20 (SOT146-1), 20-pin dual in-line package with 300 mil spacing; compatible with through-hole prototyping and legacy PCB layouts. |
Pinout & Package
Package: Plastic dual in-line package (DIP20), 20 leads, 300 mil width (SOT146-1). Designed for through-hole mounting and manual soldering in development and low-volume production.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (KBI0/CMP2/P0.0) | Port 0 bit 0 / Comparator 2 output / Keypad input 0 | Configurable I/O with Schmitt trigger; supports keypad scan and analog comparator output routing. |
| 2 (P1.7) | Port 1 bit 7 | High-current (20 mA) source-capable I/O; programmable as quasi-bidirectional, open-drain, or push-pull. |
| 3 (P1.6) | Port 1 bit 6 | High-current (20 mA) source-capable I/O; supports LED drive and peripheral control without external drivers. |
| 4 (RST/P1.5) | Reset input / Port 1 bit 5 | Active-low reset pin; input-only mode; required for >12 MHz operation to ensure reliable power-on sequencing. |
| 5 (VSS) | Ground reference | 0 V return path for all internal circuits and I/Os; must be low-impedance for stable analog comparator operation. |
| 6 (XTAL1/P3.1) | Oscillator input / Port 3 bit 1 | Crystal/resonator input or external clock source; functions as general-purpose I/O when internal RC oscillator is selected. |
| 7 (CLKOUT/XTAL2/P3.0) | CPU clock output / Oscillator output | Provides CCLK/2 signal when crystal not used; enables synchronization of external peripherals to MCU clock domain. |
| 8 (INT1/P1.4) | External interrupt 1 / Port 1 bit 4 | High-current (20 mA) I/O with edge-sensitive interrupt capability; supports fast response to external events. |
| 9 (SDA/INT0/P1.3) | I²C data / External interrupt 0 / Port 1 bit 3 | Open-drain I/O for I²C bus; also serves as interrupt input with programmable polarity and edge sensitivity. |
| 10 (SCL/T0/P1.2) | I²C clock / Timer 0 input / Port 1 bit 2 | Open-drain I²C clock line; doubles as external counter input for Timer 0, enabling pulse counting applications. |
| 11 (P0.1/CIN2B/KBI1) | Port 0 bit 1 / Comparator 2 input B / Keypad input 1 | Analog input for comparator; supports differential sensing and keypad matrix column scanning. |
| 12 (P0.2/CIN2A/KBI2) | Port 0 bit 2 / Comparator 2 input A / Keypad input 2 | Primary positive input for Comparator 2; enables zero-crossing detection and threshold monitoring. |
| 13 (P0.3/CIN1B/KBI3) | Port 0 bit 3 / Comparator 1 input B / Keypad input 3 | High-current (20 mA) I/O with analog comparator input; suitable for driving LEDs while monitoring analog signals. |
| 14 (P0.4/CIN1A/KBI4) | Port 0 bit 4 / Comparator 1 input A / Keypad input 4 | Primary positive input for Comparator 1; supports rail-to-rail analog sensing with internal reference options. |
| 15 (VDD) | Power supply | 2.4–3.6 V main supply; powers core, peripherals, and I/Os; requires local decoupling capacitor for noise immunity. |
| 16 (P0.5/CMPREF/KBI5) | Port 0 bit 5 / Comparator reference / Keypad input 5 | Configurable negative reference input for both comparators; enables adjustable threshold detection without external components. |
| 17 (P0.6/CMP1/KBI6) | Port 0 bit 6 / Comparator 1 output / Keypad input 6 | Comparator 1 output routed to I/O; allows direct logic-level feedback for overvoltage/undervoltage alarms. |
| 18 (P0.7/T1/KBI7) | Port 0 bit 7 / Timer 1 input / Keypad input 7 | High-current (20 mA) I/O with external count input for Timer 1; supports RPM measurement and event timing. |
| 19 (P1.0/TXD) | Port 1 bit 0 / UART transmit | Asynchronous serial output with fractional baud rate generation; supports robust communication across wide temperature ranges. |
| 20 (P1.1/RXD) | Port 1 bit 1 / UART receive | Asynchronous serial input with framing error detection, break detect, and automatic address recognition. |
Key Features
| Feature | Design Value |
|---|---|
| In-Application Programming (IAP) | Enables firmware updates during runtime without external programmer; critical for remote device maintenance and OTA-like updates. |
| Configurable Port Output Modes | Each I/O supports quasi-bidirectional, open-drain, push-pull, or input-only modes - eliminating need for external pull-ups or buffer ICs. |
| Port Pattern-Match Interrupt | Port 0 generates interrupt when pin states match or mismatch a user-defined 8-bit pattern - ideal for wake-on-keypress in low-power systems. |
| On-Chip RC Oscillator (±1%) | Factory-calibrated 7.373 MHz RC oscillator eliminates external crystal; reduces BOM cost and board space while maintaining timing accuracy. |
| Controlled Slew Rate Outputs | ~10 ns minimum ramp time on all outputs suppresses EMI and ensures clean signal edges in noisy industrial environments. |
| Low-Voltage Reset & Brownout Detect | Monitors VDD and triggers reset or interrupt below 2.4 V; prevents erratic behavior during power brownouts or battery depletion. |
Applications
| Industrial Sensor Node | Smart Keypad Interface |
|---|---|
|
Use Scenario: Standalone temperature/humidity sensor with local display and I²C sensor fusion. IC Role / Device Role / Timing Role: Main controller executing sensor polling, ADC emulation (via comparators), UART logging, and real-time timestamping. Use Value: 8 kB Flash stores multi-sensor calibration tables; 20 mA I/O drives LCD backlight directly; RTC enables accurate data stamping without external timekeeping IC. |
Use Scenario: 8×8 membrane keypad scanner with debounce and LED feedback in HVAC control panel. IC Role / Device Role / Timing Role: Keypad matrix scanner with hardware-assisted pattern-match interrupt and LED driver. Use Value: Eight KBI inputs reduce GPIO usage; high-drive I/O powers status LEDs without transistors; low-power modes extend battery life in portable units. |
| Legacy Equipment Retrofit | Low-Cost Motor Control |
|
Use Scenario: Replacing obsolete 8051-based controllers in factory automation panels with minimal PCB changes. IC Role / Device Role / Timing Role: Drop-in replacement MCU with pin-compatible DIP20 footprint and identical 80C51 instruction set. Use Value: DIP20 package fits existing sockets; 5 V-tolerant I/O interfaces directly with legacy 5 V logic; Flash security protects proprietary control algorithms. |
Use Scenario: Fan speed controller with tachometer feedback, thermal shutdown, and PWM output. IC Role / Device Role / Timing Role: PWM generator (Timer 0/1), analog comparator for overtemperature detection, and UART for configuration. Use Value: Dual 16-bit timers generate precise 1–100 kHz PWM; comparators monitor thermistor voltage without ADC; 20 mA outputs drive optocoupler inputs directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC922FN | Same 8 kB Flash, 256-byte RAM, DIP20 package, but lacks high-drive (20 mA) capability on P0.3–P0.7, P1.4, P1.6, P1.7. | Not suitable for direct LED or relay driving; requires external drivers where P89LPC9221FN,112 uses native 20 mA sourcing. | Select P89LPC922FN only if high-drive I/O is unnecessary and cost reduction is prioritized. |
| P89LPC9221FDH | Identical electrical specs and feature set, but in TSSOP20 (SOT360-1) surface-mount package instead of DIP20. | Requires PCB redesign for SMT assembly; unsuitable for breadboarding or through-hole prototyping. | Choose P89LPC9221FDH for space-constrained production designs where automated assembly is available. |
Compared with P89LPC922FN and P89LPC9221FDH, the P89LPC9221FN,112 uniquely combines DIP20 compatibility with eight 20 mA I/Os - making it optimal for legacy upgrades, lab validation, and low-volume industrial controls where mechanical robustness and direct drive capability are essential.
Availability
P89LPC9221FN,112 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart keypad interfaces, legacy equipment retrofits, and low-cost motor control systems requiring stable component supply and long-term manufacturability.
Supply support for P89LPC9221FN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Philips Semiconductors in 2006 and continues to support legacy LPC microcontrollers with documentation, tools, and supply chain assurance.
The P89LPC92x family was designed for cost-sensitive, low-power embedded control applications demanding high integration - especially where 8051 compatibility, Flash flexibility, and analog peripheral integration are critical.
FAQ
What is the maximum operating frequency of the P89LPC9221FN,112?
The P89LPC9221FN,112 supports a maximum operating frequency of 18 MHz across its full temperature range (−40 °C to +85 °C). When using frequencies above 12 MHz, the reset function on P1.5 must be enabled via Flash configuration bits, and an external power-on reset circuit is required to hold the device in reset until VDD stabilizes.
Does the P89LPC9221FN,112 support in-system programming?
Yes, the P89LPC9221FN,112 supports both serial Flash programming for in-circuit production coding and in-application programming (IAP) for runtime firmware updates. IAP allows modifying Flash code while the application is running, enabling field upgrades without halting system operation.
How many I/O pins on the P89LPC9221FN,112 provide 20 mA drive capability?
Eight I/O pins on the P89LPC9221FN,112 provide 20 mA high-drive capability: P0.3 through P0.7, P1.4, P1.6, and P1.7. This is a distinguishing feature versus the P89LPC922FN, which lacks this capability - making the P89LPC9221FN,112 suitable for direct LED or small relay driving.
Can the P89LPC9221FN,112 operate without an external crystal?
Yes, the P89LPC9221FN,112 includes a factory-calibrated internal RC oscillator (7.373 MHz ±1%) that eliminates the need for external timing components. The oscillator can be fine-tuned via the 6-bit TRIM register, and its output may be routed to the CLKOUT pin for synchronizing external peripherals.
What power-saving modes does the P89LPC9221FN,112 support?
The P89LPC9221FN,112 supports Idle mode and two distinct Power-down modes. In full Power-down mode with voltage comparators disabled, typical current consumption is 1 µA. Wake-up is triggered by a low-level interrupt on any enabled I/O pin, enabling ultra-low-power sensor wake-on-event functionality.
P89LPC9221FN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P89LPC9221FN,112 FAQ
1.How can I place an order for P89LPC9221FN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC9221FN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC9221FN,112 reliable?
The price and inventory of P89LPC9221FN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC9221FN,112 is usually 5 days.
3.What payment methods are accepted for P89LPC9221FN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC9221FN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC9221FN,112?
P89LPC9221FN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC9221FN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC9221FN,112?
For technical support, including P89LPC9221FN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC9221FN,112 requirements.
6.How does Aetrix verify that P89LPC9221FN,112 is sourced from the original manufacturer or authorized distributors?
All P89LPC9221FN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC9221FN,112 meets industry standards.
7.What is the process for return or replacement of P89LPC9221FN,112?
All P89LPC9221FN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC9221FN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC9221FN,112 part is unused and in its original packaging.
Return procedure for P89LPC9221FN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC9221FN,112 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
