NXP Semiconductors P89LPC931FDH,112
- Part No.:
- P89LPC931FDH,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P89LPC931FDH,112.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,117
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC931FDH,112 from NXP Semiconductors (formerly Philips) is an 8-bit microcontroller based on a two-clock 80C51 core, delivering six times the instruction throughput of standard 80C51 devices at 18 MHz. It integrates 8 kB Flash code memory, 256-byte RAM, dual 16-bit timers, real-time clock, two analog comparators, enhanced UART with fractional baud rate generator, I²C and SPI interfaces, and 23+ configurable I/O pins in a TSSOP28 package - deployed in industrial control panels requiring compact, low-power embedded logic with keypad scanning and sensor monitoring.
For engineers reviewing the P89LPC931FDH,112 datasheet, P89LPC931FDH,112 pinout, P89LPC931FDH,112 application, or P89LPC931FDH,112 equivalent, key selection criteria include Flash size (8 kB vs. 4 kB in P89LPC930FDH), RC oscillator trim capability (±1 % factory calibration), 5 V-tolerant I/Os, and in-application Flash programming support for field firmware updates.
Technical Context
The P89LPC931FDH,112 executes instructions in two to four CPU clocks (vs. 12 in legacy 80C51), enabled by its accelerated two-clock architecture and internal DIVM divider. Its clock system supports four selectable sources: on-chip RC oscillator (7.373 MHz ±1 %, trimmable), Watchdog oscillator (400 kHz), external crystal (20 kHz–18 MHz), or external clock input - all configurable via Flash configuration bits.
Peripheral integration includes dual 16-bit counter/timers (configurable as PWM or port toggle outputs), real-time clock usable as system timer, two analog comparators with programmable reference and inputs, and three serial interfaces (UART with break detection, 400 kHz I²C, full-duplex SPI) - all sharing a unified interrupt controller with four priority levels and eight keypad interrupt inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Two-clock 80C51 CPU executing most instructions in 2–4 clocks; 6× performance vs. standard 80C51 at same frequency. |
| Flash Memory | 8 kB Flash with 1 kB sectors and 64-byte page size; supports byte-erase and in-application programming (IAP). |
| RAM | 256-byte on-chip data RAM; no external memory interface required for typical embedded applications. |
| Operating Voltage | 2.4 V to 3.6 V VDD; I/O pins tolerant to 5.5 V - enables direct interfacing with 5 V logic without level shifters. |
| Max Clock Frequency | 18 MHz CPU clock; supports high-speed communication (e.g., 400 kHz I²C, UART up to 115.2 kbps with fractional baud rate). |
| Package | TSSOP28 (SOT361-1); 4.4 mm body width; 23 minimum I/O pins, up to 26 when using on-chip oscillator and reset. |
| Power Modes | Idle and two Power-down modes; typical Power-down current is 1 µA (with voltage comparators disabled). |
Pinout & Package
Package: TSSOP28 (SOT361-1), plastic thin shrink small outline package with 28 leads and 4.4 mm body width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Port 0 I/O + comparator/keyboard inputs | 8-bit user-configurable port with Schmitt-trigger inputs; supports keypad interrupt pattern match and analog comparator functions (CMP1/CMP2, CIN1A–CIN2B, CMPREF). |
| P1.0–P1.7 | Port 1 I/O + UART/I²C/timer functions | 8-bit port with TXD/RXD (P1.0/P1.1), open-drain SCL/SDA (P1.2/P1.3), INT0/INT1 (P1.3/P1.4), RST input (P1.5), and general I/O (P1.6/P1.7). |
| P2.0–P2.7 | Port 2 I/O + SPI functions | 8-bit port supporting MOSI/MISO/SPICLK/SS (P2.2–P2.5); provides SPI master/slave interface with hardware-controlled clock and data direction. |
| P3.0/P3.1 | Oscillator/clock I/O | P3.0 = XTAL2/CLKOUT (clock output when not using crystal); P3.1 = XTAL1 (oscillator input or port pin when RC/WDT clock selected). |
| VDD / VSS | Power supply terminals | VDD (Pin 21): 2.4–3.6 V supply; VSS (Pin 7): ground reference - only power and ground needed for operation with on-chip oscillator and reset. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable port output modes | Each I/O pin supports quasi-bidirectional, open-drain, push-pull, or input-only mode - enabling direct LED drive (20 mA per pin) and noise-immune digital interfacing. |
| On-chip oscillator options | Factory-calibrated 7.373 MHz RC oscillator (±1 %), Watchdog oscillator (400 kHz), or external crystal (20 kHz–18 MHz) - eliminates need for external timing components in cost-sensitive designs. |
| Enhanced UART | Fractional baud rate generator, break detect, framing error detection, automatic address recognition, and versatile interrupt handling - simplifies robust RS-232/RS-485 communication stack implementation. |
| Keypad interrupt capability | Eight dedicated KBI inputs (P0.0–P0.7) with programmable pattern match detection - enables zero-CPU-overhead matrix keypad scanning in power-constrained systems. |
| Low-voltage reset & brownout detect | Programmable brownout threshold allows graceful shutdown or interrupt generation during power failure - critical for data integrity in battery-backed or unregulated supply applications. |
Applications
| Industrial Control Panel | Smart Sensor Node |
|---|---|
Use Scenario: Local HMI with membrane keypad, LED indicators, and analog sensor inputs in factory automation cabinets. IC Role / Device Role / Timing Role: Central controller executing real-time logic, scanning 8-key keypad matrix, driving LEDs, reading analog comparators for threshold detection, and communicating via UART to PLC. Use Value: 8 kB Flash accommodates both application firmware and calibration tables; 5 V-tolerant I/Os interface directly with legacy panel hardware; low-power modes extend uptime in battery-buffered operation. | Use Scenario: Battery-powered environmental monitor measuring temperature/humidity with alert thresholds and wireless gateway handoff. IC Role / Device Role / Timing Role: System-on-chip managing sensor polling, comparator-based event triggering, RTC-stamped logging, and UART/I²C communication to transceiver module. Use Value: 1 µA Power-down current extends battery life; on-chip RC oscillator eliminates crystal BOM cost; in-application programming enables remote firmware patching over UART. |
| Energy Meter Interface | Embedded Appliance Controller |
Use Scenario: Pulse counting and tariff switching logic in DIN-rail mounted electricity meters interfacing with optical isolators and EEPROM. IC Role / Device Role / Timing Role: Dedicated metering peripheral controller handling isolated pulse inputs (T0/T1), RTC-based time-of-use billing, and secure Flash-stored tariff tables. Use Value: Dual 16-bit timers support high-resolution pulse capture; Flash security bits prevent unauthorized access to tariff logic; brownout detect ensures reliable EEPROM writes during grid fluctuations. | Use Scenario: Washing machine mainboard managing motor control signals, water level sensing, user interface, and safety interlocks. IC Role / Device Role / Timing Role: Primary MCU coordinating relay drivers, analog comparator-based pressure/level sensing, keypad input, and serial diagnostics via UART. Use Value: 23+ I/O pins eliminate need for GPIO expanders; controlled slew-rate outputs reduce EMI in noisy appliance environments; watchdog timer with independent oscillator ensures fail-safe reset under software lockup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC930FDH | 4 kB Flash (vs. 8 kB), otherwise identical pinout, peripherals, and package. | Suitable for simpler firmware with smaller code footprint; lacks capacity for complex protocol stacks or large lookup tables. | Select when application firmware fits within 4 kB and cost sensitivity outweighs future scalability needs. |
| NXP LPC921 | Same 80C51 core, 4 kB Flash, but adds CAN 2.0B controller and different I/O mapping; not pin-compatible. | Required where CAN bus integration is mandatory (e.g., automotive subsystems); incompatible with existing P89LPC931FDH,112 PCB layout. | Choose only if CAN interface is essential and board redesign is acceptable; not a drop-in replacement. |
Compared with P89LPC930FDH and LPC921, the P89LPC931FDH,112 offers double the Flash capacity for feature-rich firmware while maintaining full pin and peripheral compatibility with the P89LPC930FDH family - making it the optimal upgrade path for designs needing expanded code space without layout changes.
Availability
P89LPC931FDH,112 is available at Aetrix Electronics and suitable for industrial control panels, smart sensor nodes, energy meter interfaces, and embedded appliance controllers requiring stable component supply across extended product lifecycles.
Supply support for P89LPC931FDH,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC931FDH,112 belongs to NXP's legacy LPC900 family of enhanced 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded systems demanding high integration, low power, and minimal external components.
FAQ
What is the maximum operating frequency of the P89LPC931FDH,112?
The P89LPC931FDH,112 supports a maximum CPU clock frequency of 18 MHz. This is achievable using the high-speed external crystal oscillator option (4–18 MHz range). When operating above 12 MHz, the reset input function on P1.5 must be enabled, and an external power-up reset circuit is required to ensure reliable initialization before VDD reaches specification.
Does the P89LPC931FDH,112 support in-system programming?
Yes, the P89LPC931FDH,112 supports serial Flash programming for in-circuit production coding and In-Application Programming (IAP) of Flash memory. This allows firmware updates to be performed while the device is running in the target system, enabling field upgrades without requiring physical reprogramming equipment.
How many I/O pins does the P89LPC931FDH,112 provide in the TSSOP28 package?
The P89LPC931FDH,112 provides a minimum of 23 configurable I/O pins in the TSSOP28 package. When using on-chip oscillator and reset options, up to 26 I/O pins are available - including Port 0 (8 pins), Port 1 (8 pins), Port 2 (8 pins), and Port 3 (2 pins), with certain pins multiplexed for peripheral functions.
What oscillator options are available for the P89LPC931FDH,112?
The P89LPC931FDH,112 supports four oscillator sources: on-chip RC oscillator (factory-trimmed to 7.373 MHz ±1 %), on-chip Watchdog oscillator (400 kHz), external crystal/resonator (20 kHz–18 MHz), or external clock input on XTAL1. Selection is configured via Flash configuration bits and requires no external components for RC or WDT modes.
Is the P89LPC931FDH,112 pin-compatible with the P89LPC930FDH?
Yes, the P89LPC931FDH,112 is fully pin-compatible and functionally identical to the P89LPC930FDH except for Flash memory size (8 kB vs. 4 kB). Both share the same TSSOP28 package, identical pinout, peripheral set, register map, and electrical specifications - enabling direct substitution where additional code storage is required.
P89LPC931FDH,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 12MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC931FDH,112 FAQ
1.How can I place an order for P89LPC931FDH,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC931FDH,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC931FDH,112 reliable?
The price and inventory of P89LPC931FDH,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC931FDH,112 is usually 5 days.
3.What payment methods are accepted for P89LPC931FDH,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC931FDH,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC931FDH,112?
P89LPC931FDH,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC931FDH,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC931FDH,112?
For technical support, including P89LPC931FDH,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC931FDH,112 requirements.
6.How does Aetrix verify that P89LPC931FDH,112 is sourced from the original manufacturer or authorized distributors?
All P89LPC931FDH,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC931FDH,112 meets industry standards.
7.What is the process for return or replacement of P89LPC931FDH,112?
All P89LPC931FDH,112 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC931FDH,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC931FDH,112 part is unused and in its original packaging.
Return procedure for P89LPC931FDH,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC931FDH,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

