NXP Semiconductors P89LPC932A1FDH,529
- Part No.:
- P89LPC932A1FDH,529
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P89LPC932A1FDH,529.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,136
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC932A1FDH,529 from NXP Semiconductors is an 8-bit accelerated two-clock 80C51 microcontroller in TSSOP28 package, featuring 8 kB byte-erasable flash, 512-byte data EEPROM, dual analog comparators, and integrated CCU for PWM/capture/compare functions. It operates from 2.4 V to 3.6 V with 5 V-tolerant I/Os and supports industrial control, sensor interface, and low-power embedded systems requiring on-chip oscillator and brownout reset.
For engineers reviewing the P89LPC932A1FDH,529 datasheet, P89LPC932A1FDH,529 pinout, P89LPC932A1FDH,529 application, or P89LPC932A1FDH,529 equivalent, key selection criteria include its 23+ configurable I/O pins, 18 MHz max CPU clock (111 ns instruction cycle), RTC-capable 23-bit system timer, ISP/IAP capability, and TSSOP28 footprint compatibility with PLCC/HVQFN alternatives.
Technical Context
The P89LPC932A1FDH,529 implements a high-efficiency 2-clock 80C51 core delivering six times the throughput of standard 80C51 at identical frequencies, with instruction cycles ranging from 111 ns to 222 ns at 18 MHz. Its architecture integrates dual 16-bit counter/timers, a 23-bit system timer usable as RTC, and a Capture/Compare Unit (CCU) supporting four independent output compare channels (OCA–OCD) and two input capture inputs (ICA/ICB).
It features a programmable on-chip oscillator (20 kHz–18 MHz), selectable internal RC clock source with fine tuning, and robust system supervision including watchdog timer with independent oscillator, low-voltage reset (brownout detect), and four interrupt priority levels. All I/O ports support Schmitt-trigger inputs and configurable drive modes (quasi-bidirectional, open-drain, push-pull, input-only).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Accelerated two-clock 80C51 - executes most instructions in 2–4 clocks, enabling 111 ns min instruction cycle at 18 MHz. |
| Flash Memory | 8 kB byte-erasable flash organized in 1 kB sectors and 64-byte pages - allows true non-volatile data storage without dedicated EEPROM. |
| Data Memory | 256-byte RAM + 512-byte auxiliary RAM + 512-byte customer data EEPROM - supports device serialization and parameter retention across power cycles. |
| Analog Functions | Two analog comparators with selectable inputs (CIN1A/B, CIN2A/B) and shared reference (CMPREF) - enables threshold detection and zero-crossing sensing. |
| Timers & RTC | Two 16-bit counter/timers + 23-bit system timer - system timer can be configured as real-time clock with calendar functionality. |
| Communication | Enhanced UART (fractional baud rate, break detect), 400 kHz I²C bus, and SPI - supports multi-protocol peripheral interfacing with minimal external components. |
| Power & I/O | 2.4 V–3.6 V operation; all I/O pins 5 V tolerant - simplifies level-shifting in mixed-voltage systems and enables direct connection to 5 V peripherals. |
Pinout & Package
TSSOP28 package (SOT361-1), 4.4 mm body width, 28-pin surface-mount with 0.65 mm pitch. Pinout validated per NXP datasheet Rev. 03 (March 2007), Fig. 3 and Table 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0/CMP2/KBI0 | Port 0 bit 0 / Comparator 2 output / Keypad input 0 | Multi-function I/O pin supporting analog comparator output, keyboard scan, and general-purpose digital I/O with Schmitt trigger. |
| P1.5/RST | Port 1 bit 5 / External reset input | Active-low reset input; also used to force ISP mode during power-up - requires external hold circuit above 12 MHz oscillator use. |
| P2.6/OCA | Port 2 bit 6 / Output Compare A | Dedicated CCU channel for precise PWM generation or timed edge output - configurable via OCRAH/OCRAL registers. |
| P3.0/XTAL2/CLKOUT | Port 3 bit 0 / Crystal oscillator output / CPU clock divided-by-2 | Provides oscillator feedback path or buffered CLKOUT signal - enables clock monitoring without external divider. |
| VDD / VSS | Power supply / Ground | Single 2.4–3.6 V supply required; no external reset or oscillator components needed when internal options selected. |
Key Features
| Feature | Design Value |
|---|---|
| In-System Programming (ISP) | Enables firmware updates while mounted in end equipment - eliminates need for socketed programming and reduces production test time. |
| In-Application Programming (IAP) | Allows runtime code modification - supports field-upgradable firmware and dynamic parameter tables without halting execution. |
| Configurable port drive modes | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only - optimizes EMI, current drive, and bus sharing (e.g., I²C SDA/SCL). |
| Port input pattern match | Port 0 generates interrupt when pin states match programmable 8-bit pattern - enables efficient keypad scanning and wake-on-event without polling. |
| Controlled slew rate outputs | ~10 ns minimum ramp time on all port outputs - reduces electromagnetic interference in noise-sensitive industrial environments. |
Applications
| Industrial Sensor Interface | Smart Metering Front-End |
|---|---|
Use Scenario: Monitoring temperature, pressure, or flow sensors with analog comparators and precision timing. IC Role / Device Role / Timing Role: Central controller executing sensor polling, comparator-based threshold detection, and timestamped event logging using 23-bit system timer. Use Value: Eliminates external ADC and RTC ICs; 512-byte EEPROM stores calibration coefficients and last-read values across power loss. |
Use Scenario: Reading utility meter pulses, managing tamper detection, and communicating via I²C to display or RF module. IC Role / Device Role / Timing Role: Pulse counting and time-stamped event capture via T0/T1 and CCU input capture (ICA/ICB); UART handles host communication. Use Value: Single-chip solution replaces discrete counter + timer + UART ICs; 5 V-tolerant I/O interfaces directly with legacy meter hardware. |
| Low-Power Keypad Controller | Embedded Motor Control Node |
Use Scenario: Managing 8-key membrane keypad with wake-on-keypress and LED feedback in battery-powered devices. IC Role / Device Role / Timing Role: Keypad interrupt generator (KBI0–KBI7) and LED driver (20 mA per pin); enters 1 µA power-down mode between key events. Use Value: No external keypad scanner or LED drivers required; "input pattern match" reduces CPU wake-ups and extends battery life. |
Use Scenario: Driving small DC motors or solenoids using PWM outputs with dead-time control and fault monitoring. IC Role / Device Role / Timing Role: PWM generator (OCA–OCD) with synchronized outputs; analog comparators monitor overcurrent or thermal shutdown signals. Use Value: Four independent PWM channels enable H-bridge control; internal RC oscillator eliminates crystal cost and board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC935FBD,518 | Same core and peripheral set but in HVQFN32 package; adds 3 extra I/O pins and 1 kB more flash (9 kB). | Requires PCB redesign for 32-pin QFN; better suited for designs needing >26 I/Os or extended code space. | Select when additional I/O count or flash headroom is required; not pin-compatible with P89LPC932A1FDH,529. |
| P89LPC925FDH,529 | Lower memory configuration: 4 kB flash, 256-byte EEPROM, no CCU; same TSSOP28 package and pinout. | Targeted at simpler control tasks without PWM or input capture; lacks RTC-capable system timer. | Drop-in replacement only for non-CCU, non-RTC applications; retains identical footprint and basic I/O mapping. |
Compared with P89LPC932A1FDH,529, the P89LPC935FBD,518 offers higher I/O density and flash capacity in a different package, while the P89LPC925FDH,529 provides a cost-optimized variant with reduced memory and no CCU - both require functional validation before substitution.
Availability
P89LPC932A1FDH,529 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and low-power embedded control applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for P89LPC932A1FDH,529 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC932A1FDH,529 belongs to NXP's LPC900 family of enhanced 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded systems requiring high integration, low power, and in-field programmability.
FAQ
What is the maximum operating frequency of the P89LPC932A1FDH,529?
The P89LPC932A1FDH,529 supports a maximum CPU clock frequency of 18 MHz when using an external crystal or resonator. At this frequency, its accelerated two-clock 80C51 core achieves instruction cycle times as fast as 111 ns - six times faster than a standard 80C51 running at the same clock rate. The internal RC oscillator is factory-trimmed and tunable for frequencies up to 18 MHz, though typical accuracy is ±2% over temperature and voltage.
Does the P89LPC932A1FDH,529 support in-system programming (ISP)?
Yes, the P89LPC932A1FDH,529 supports Serial Flash In-System Programming (ISP) via its UART interface, allowing firmware updates while the device is soldered into the target application. This capability requires no external programming hardware beyond a simple level-shifter and is enabled by holding P1.5 (RST) low during power-up to enter ISP mode. Flash Magic v1.98+ is the recommended tool for reliable ISP operations.
How many I/O pins does the P89LPC932A1FDH,529 provide in the TSSOP28 package?
The P89LPC932A1FDH,529 in TSSOP28 provides 23 dedicated I/O pins minimum, scalable to 26 I/Os when using on-chip oscillator and reset options. Port 0 (8 pins), Port 1 (8 pins), Port 2 (8 pins), and Port 3 (2 pins) collectively offer 26 configurable I/Os, though P1.5 is input-only (RST), and P3.0/P3.1 default to oscillator functions unless reconfigured - resulting in ≥23 user-accessible GPIOs in standard configurations.
What is the function of the CCU in the P89LPC932A1FDH,529?
The Capture/Compare Unit (CCU) in the P89LPC932A1FDH,529 provides four output compare channels (OCA–OCD) and two input capture inputs (ICA/ICB). It enables precise PWM generation, pulse-width measurement, frequency capture, and synchronized waveform generation - all controlled via dedicated SFRs (TCR20, OCRAH/OCRAL, etc.) without CPU intervention. This offloads timing-critical tasks from the main core.
Is the P89LPC932A1FDH,529 compatible with 5 V logic interfaces?
Yes, all I/O pins of the P89LPC932A1FDH,529 are 5 V tolerant - they may be pulled up to or driven by 5.5 V signals while operating from a 2.4–3.6 V VDD supply. This eliminates level-shifting components when interfacing with legacy 5 V peripherals such as displays, sensors, or communication transceivers, simplifying design and reducing BOM cost.
P89LPC932A1FDH,529 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC932A1FDH,529 FAQ
1.How can I place an order for P89LPC932A1FDH,529 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC932A1FDH,529 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC932A1FDH,529 reliable?
The price and inventory of P89LPC932A1FDH,529 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC932A1FDH,529 is usually 5 days.
3.What payment methods are accepted for P89LPC932A1FDH,529?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC932A1FDH,529 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC932A1FDH,529?
P89LPC932A1FDH,529 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC932A1FDH,529 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC932A1FDH,529?
For technical support, including P89LPC932A1FDH,529 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC932A1FDH,529 requirements.
6.How does Aetrix verify that P89LPC932A1FDH,529 is sourced from the original manufacturer or authorized distributors?
All P89LPC932A1FDH,529 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC932A1FDH,529 meets industry standards.
7.What is the process for return or replacement of P89LPC932A1FDH,529?
All P89LPC932A1FDH,529 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC932A1FDH,529, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC932A1FDH,529 part is unused and in its original packaging.
Return procedure for P89LPC932A1FDH,529:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC932A1FDH,529 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

