NXP Semiconductors P89LPC934FDH,529
- Part No.:
- P89LPC934FDH,529
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P89LPC934FDH,529.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,079
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC934FDH,529 from NXP Semiconductors is an 8-bit accelerated two-clock 80C51 microcontroller with 8 kB byte-erasable flash memory, 256-byte RAM, single 8-bit ADC (ADC1), and 23 I/O pins in a 28-pin TSSOP package. It operates from 2.4 V to 3.6 V, supports 5 V-tolerant I/O, and integrates UART, I²C, SPI, dual 16-bit timers, and a 23-bit system timer/RTC - enabling compact embedded control in industrial sensors and power management systems.
For engineers reviewing the P89LPC934FDH,529 datasheet, P89LPC934FDH,529 pinout, P89LPC934FDH,529 application, or P89LPC934FDH,529 equivalent, key selection criteria include its 8 kB flash size (vs. 4 kB in P89LPC933), absence of CCU/auxiliary RAM/data EEPROM (distinguishing it from P89LPC935/P89LPC936), TSSOP28 package compatibility, and single ADC channel configuration.
Technical Context
The P89LPC934FDH,529 executes instructions in two to four clocks - six times faster than standard 80C51 at same frequency - delivering 111–222 ns instruction cycles at 18 MHz. Its architecture integrates on-chip oscillator options (RC or crystal), programmable port output modes (quasi-bidirectional, open-drain, push-pull), and keypad interrupt support across Port 0 pins.
It features a fractional baud rate generator for UART, 400 kHz I²C-bus interface, and SPI master/slave operation. Power management includes idle mode and two power-down modes with typical 1 μA total current (voltage comparators disabled), plus low-voltage reset and watchdog timer with independent on-chip oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated two-clock 80C51 CPU; executes all instructions except multiply/divide in 2–4 clocks. |
| Flash Memory | 8 kB byte-erasable flash organized in 1 kB sectors and 64-byte pages; enables non-volatile data storage via single-byte erase. |
| RAM | 256-byte on-chip RAM; no auxiliary RAM (unlike P89LPC935/936). |
| Analog Peripherals | Single 8-bit ADC (ADC1) with four channels (AD10–AD13); no ADC0, DACs, or CCU - distinguishing it from higher variants. |
| Timers & RTC | Two 16-bit counter/timers (T0/T1) + 23-bit system timer usable as real-time clock (RTC) with calendar/timekeeping capability. |
| Communication Interfaces | Enhanced UART (fractional baud rate, break detect, auto-address), 400 kHz I²C-bus, and full-duplex SPI (MOSI/MISO/SPICLK/SS). |
| Operating Voltage | 2.4 V to 3.6 V VDD; I/O pins 5 V tolerant (safe pull-up to 5.5 V) - simplifies level-shifting in mixed-voltage systems. |
| Package | TSSOP28 (SOT361-1); 28-lead, 4.4 mm body width; 23 configurable I/O pins minimum. |
Pinout & Package
Package: TSSOP28 (plastic thin shrink small outline package; 28 leads; body width 4.4 mm; SOT361-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0/CMP2/KBI0/AD01 | Port 0 bit 0 / Comparator 2 output / Keypad input 0 | Shared analog/digital function; KBI0 enables wake-from-power-down via pattern match; AD01 not available on P89LPC934FDH,529 (only on P89LPC935/936). |
| P0.1/CIN2B/KBI1/AD10 | Port 0 bit 1 / Comparator 2 positive input B / Keypad input 1 | ADC1 channel 0 input; supports analog sensing with comparator reference routing. |
| P0.2/CIN2A/KBI2/AD11 | Port 0 bit 2 / Comparator 2 positive input A / Keypad input 2 | ADC1 channel 1 input; dual comparator inputs allow differential or windowed voltage monitoring. |
| P0.3/CIN1B/KBI3/AD12 | Port 0 bit 3 / Comparator 1 positive input B / Keypad input 3 | ADC1 channel 2 input; KBI3 enables hardware-triggered wake-up without CPU polling. |
| P0.4/CIN1A/KBI4/DAC1/AD13 | Port 0 bit 4 / Comparator 1 positive input A / Keypad input 4 | ADC1 channel 3 input; DAC1 not present on P89LPC934FDH,529 (DAC1 only on P89LPC935/936). |
| P0.5/CMPREF/KBI5 | Port 0 bit 5 / Comparator reference (negative) input / Keypad input 5 | Common reference for both analog comparators; enables flexible threshold setting for over/under-voltage detection. |
| P0.6/CMP1/KBI6 | Port 0 bit 6 / Comparator 1 output / Keypad input 6 | Comparator 1 result output; KBI6 supports multi-key matrix scanning with interrupt-on-change. |
| P0.7/T1/KBI7 | Port 0 bit 7 / Timer 1 external count input or overflow output / Keypad input 7 | Hardware timer input for pulse counting; KBI7 completes 8-key keypad interrupt support on Port 0. |
| P1.0/TXD | Port 1 bit 0 / UART transmit output | Asynchronous serial output; supports full-duplex communication with framing error detection. |
| P1.1/RXD | Port 1 bit 1 / UART receive input | Asynchronous serial input; includes break detect and automatic address recognition. |
| P1.2/T0/SCL | Port 1 bit 2 / Timer 0 external count input or overflow output / I²C clock | Open-drain I²C clock line; T0 supports event counting or PWM generation when configured as timer. |
| P1.3/INT0/SDA | Port 1 bit 3 / External interrupt 0 input / I²C data | Open-drain I²C data line; INT0 provides priority interrupt for urgent system events. |
| P1.4/INT1 | Port 1 bit 4 / External interrupt 1 input | Dedicated interrupt source for secondary event handling (e.g., fault signal or button press). |
| P1.5/RST | Port 1 bit 5 / External reset input | Active-low reset; required for ISP entry at power-up when oscillator >12 MHz; supports software reset. |
| P1.6/OCB | Port 1 bit 6 / Output Compare B | Not available on P89LPC934FDH,529 (OCB only on P89LPC935/936); pin functions as general-purpose I/O. |
| P1.7/OCC/AD00 | Port 1 bit 7 / Output Compare C / ADC0 channel 0 | Not available on P89LPC934FDH,529 (OCC/AD00 only on P89LPC935/936); pin functions as general-purpose I/O. |
| P2.0/DAC0 | Port 2 bit 0 / DAC0 output | Not available on P89LPC934FDH,529 (DAC0 only on P89LPC935/936); pin functions as general-purpose I/O. |
| P2.1 | Port 2 bit 1 | No alternate function on P89LPC934FDH,529; dedicated general-purpose I/O with Schmitt trigger input. |
| P2.2/MOSI | Port 2 bit 2 / SPI master out slave in | SPI data output in master mode; input in slave mode; supports synchronous full-duplex communication. |
| P2.3/MISO | Port 2 bit 3 / SPI master in slave out | SPI data input in master mode; output in slave mode; complements MOSI for bidirectional transfers. |
| P2.4/SS | Port 2 bit 4 / SPI slave select | Active-low chip select for SPI peripheral addressing; enables multi-device bus sharing. |
| P2.5/SPICLK | Port 2 bit 5 / SPI clock | SPI clock output in master mode; input in slave mode; synchronizes data transfer timing. |
| P2.6/OCA | Port 2 bit 6 / Output Compare A | Not available on P89LPC934FDH,529 (OCA only on P89LPC935/936); pin functions as general-purpose I/O. |
| P2.7/ICA | Port 2 bit 7 / Input Capture A | Not available on P89LPC934FDH,529 (ICA only on P89LPC935/936); pin functions as general-purpose I/O. |
| P3.0/XTAL2/CLKOUT | Port 3 bit 0 / Crystal oscillator output / CPU clock divided-by-2 | Drives external crystal; CLKOUT available when internal RC or watchdog oscillator selected as CPU clock source. |
| P3.1/XTAL1 | Port 3 bit 1 / Crystal oscillator input | Crystal input pin; functions as GPIO if internal RC oscillator is used and XTAL1/XTAL2 unused for RTC/system timer. |
| VDD | Power supply | 2.4 V to 3.6 V supply; powers core, peripherals, and I/O; supports stable operation across industrial temperature range (−40 °C to +85 °C). |
| VSS | Ground | 0 V reference; requires low-impedance connection to minimize noise coupling into analog sections. |
Key Features
| Feature | Design Value |
|---|---|
| Accelerated 80C51 Core | Executes instructions in 2–4 clocks - six times faster than standard 80C51 at same frequency, reducing EMI and power consumption. |
| Configurable Port Outputs | Each I/O pin supports quasi-bidirectional, open-drain, push-pull, or input-only modes - enabling direct LED drive (20 mA) and mixed-signal interfacing. |
| Keypad Interrupt Support | Eight dedicated keypad interrupt inputs (KBI0–KBI7) on Port 0 allow hardware-accelerated matrix scanning without CPU polling. |
| Low-Power Operation | Idle and two power-down modes with 1 μA typical current (total power-down); wake-up via LOW interrupt input restores execution immediately. |
| On-Chip Oscillator Options | Selectable internal RC oscillator (20 kHz–18 MHz) with fine tuning - eliminates need for external crystal in cost-sensitive applications. |
| Robust Reset Architecture | On-chip power-on reset, brownout detect (configurable as interrupt), and reset glitch suppression ensure reliable startup and fault recovery. |
Applications
| Industrial Sensor Node | Smart Power Monitor |
|---|---|
Use Scenario: Compact environmental sensor node measuring temperature, humidity, and supply voltage in factory automation cabinets. IC Role / Device Role / Timing Role: Central controller executing sensor acquisition (via ADC1), local decision logic, and UART/I²C communication to gateway. Use Value: 8 kB flash stores firmware + calibration tables; 23-bit RTC enables time-stamped logging; 5 V-tolerant I/O interfaces directly with legacy 5 V sensors. | Use Scenario: DIN-rail mounted AC/DC power supply monitor tracking input voltage, output current, and thermal status. IC Role / Device Role / Timing Role: Real-time supervisor managing analog measurements, fault response (overvoltage/overcurrent), and serial reporting via UART. Use Value: Dual 16-bit timers generate precise PWM for fan control; brownout detect triggers graceful shutdown before rail collapse; TSSOP28 fits space-constrained PCB layouts. |
| Programmable Logic Controller (PLC) I/O Module | LED Lighting Control Unit |
Use Scenario: 8-channel digital input module for small-scale PLCs, detecting switch states and relay feedback signals. IC Role / Device Role / Timing Role: Dedicated I/O processor handling debounce, edge detection, and buffered status reporting over I²C to main controller. Use Value: Eight keypad interrupts (KBI0–KBI7) provide hardware-accelerated input change detection; Schmitt-trigger inputs reject noise on long wiring runs. | Use Scenario: Standalone LED driver board controlling brightness and color mixing for architectural lighting fixtures. IC Role / Device Role / Timing Role: System-on-chip managing PWM dimming, thermal foldback, and DALI/UART command parsing. Use Value: 20 mA LED drive capability on all ports enables direct segment driving; controlled slew-rate outputs reduce EMI in sensitive RF environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC933FDH | 4 kB flash (vs. 8 kB), identical peripheral set (single ADC1, no CCU, no DACs), same TSSOP28 package and pinout. | Suitable for simpler firmware with smaller code footprint; lacks headroom for future feature expansion or bootloader integration. | Select P89LPC933FDH only when firmware size is confirmed ≤3.5 kB and no growth path is anticipated. |
| P89LPC935FDH | 8 kB flash + 512-byte auxiliary RAM + 512-byte EEPROM + dual ADCs (ADC0/ADC1) + CCU + DAC0/DAC1 - significantly enhanced analog and timing capability. | Required for applications needing data logging (EEPROM), dual-sensor acquisition, or PWM waveform generation (CCU), but increases BOM cost and design complexity. | Choose P89LPC935FDH when ADC0, CCU, or non-volatile parameter storage is mandatory - not a drop-in replacement due to pin function differences (e.g., OCA, OCC, ICB). |
Compared with P89LPC933FDH, the P89LPC934FDH,529 provides double flash capacity for larger firmware or field-upgradable features, while retaining identical peripheral functionality and pin compatibility. Compared with P89LPC935FDH, it omits auxiliary RAM, EEPROM, second ADC, and CCU - reducing cost and complexity where those features are unnecessary.
Availability
P89LPC934FDH,529 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart power monitors, and PLC I/O modules requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for P89LPC934FDH,529 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC93x family was designed as cost-optimized, low-pin-count 8-bit MCUs targeting space-constrained embedded control applications requiring integrated analog peripherals, robust I/O, and ultra-low-power operation.
FAQ
What is the maximum operating frequency of the P89LPC934FDH,529?
The P89LPC934FDH,529 supports a maximum operating frequency of 18 MHz when using an external crystal or resonator. At this frequency, its accelerated two-clock 80C51 core achieves instruction cycle times of 111–222 ns - six times faster than standard 80C51 devices. The internal RC oscillator option is also tunable up to 18 MHz, eliminating external timing components in many designs.
Does the P89LPC934FDH,529 include a built-in data EEPROM?
No, the P89LPC934FDH,529 does not include on-chip data EEPROM. Data EEPROM (512 bytes) is only available on P89LPC935FDH and P89LPC936FDH. For non-volatile data storage on the P89LPC934FDH,529, designers must use the byte-erasable flash memory - leveraging its single-byte erase capability to emulate EEPROM functionality in designated flash sectors.
How many analog-to-digital converter (ADC) channels does the P89LPC934FDH,529 support?
The P89LPC934FDH,529 supports one 8-bit ADC (ADC1) with four analog input channels: AD10, AD11, AD12, and AD13. It does not include ADC0, which is present only on P89LPC935FDH and P89LPC936FDH. This single ADC configuration is sufficient for basic sensor interfacing in cost-sensitive applications where dual-sensor acquisition is not required.
Is the P89LPC934FDH,529 pin-compatible with the P89LPC935FDH?
No, the P89LPC934FDH,529 is not pin-compatible with the P89LPC935FDH. While both use the TSSOP28 package, several pins have different alternate functions: P89LPC935FDH assigns OCA, OCC, ICB, OCD, DAC0, and ADC0 channels to pins that are general-purpose I/O or unused on the P89LPC934FDH,529. Direct substitution would require PCB layout changes and firmware adaptation.
What power supply voltage range is supported by the P89LPC934FDH,529?
The P89LPC934FDH,529 operates from 2.4 V to 3.6 V on VDD. Its I/O pins are 5 V tolerant - meaning they can be safely pulled up to or driven by 5.5 V logic levels without damage - enabling seamless interfacing with legacy 5 V peripherals while maintaining low-voltage core operation for reduced power consumption.
P89LPC934FDH,529 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 4x8b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC934FDH,529 FAQ
1.How can I place an order for P89LPC934FDH,529 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC934FDH,529 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC934FDH,529 reliable?
The price and inventory of P89LPC934FDH,529 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC934FDH,529 is usually 5 days.
3.What payment methods are accepted for P89LPC934FDH,529?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC934FDH,529 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC934FDH,529?
P89LPC934FDH,529 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC934FDH,529 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC934FDH,529?
For technical support, including P89LPC934FDH,529 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC934FDH,529 requirements.
6.How does Aetrix verify that P89LPC934FDH,529 is sourced from the original manufacturer or authorized distributors?
All P89LPC934FDH,529 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC934FDH,529 meets industry standards.
7.What is the process for return or replacement of P89LPC934FDH,529?
All P89LPC934FDH,529 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC934FDH,529, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC934FDH,529 part is unused and in its original packaging.
Return procedure for P89LPC934FDH,529:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC934FDH,529 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

