NXP Semiconductors P89LPC9381FDH,512
- Part No.:
- P89LPC9381FDH,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P89LPC9381FDH,512.pdf
- Description:
- IC MCU 8BIT 4KB FLASH 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC9381FDH,512 from NXP Semiconductors (formerly Philips) is an 8-bit accelerated 2-clock 80C51 microcontroller in a 28-pin TSSOP package, delivering six times the instruction throughput of standard 80C51 cores at up to 18 MHz. It integrates 4 kB byte-erasable flash, 256 B RAM, an 8-channel 10-bit ADC, dual 16-bit timers, and on-chip oscillators - enabling compact, low-cost embedded control in sensor interfaces and industrial I/O modules.
For engineers reviewing the P89LPC9381FDH,512 datasheet, P89LPC9381FDH,512 pinout, P89LPC9381FDH,512 application, or P89LPC9381FDH,512 equivalent, key selection criteria include its 2.4–3.6 V operation with 5 V-tolerant I/Os, in-application programming capability, RTC-enabled 23-bit system timer, and support for UART/I²C/SPI/Keypad interrupt peripherals without external timing components.
Technical Context
The P89LPC9381FDH,512 executes instructions in two to four clock cycles using an accelerated 2-clock 80C51 core, achieving 111–222 ns instruction cycle times at 18 MHz. Its clock architecture supports four selectable sources - crystal/resonator, internal RC oscillator (7.373 MHz), watchdog oscillator, or external clock - with programmable division via DIVM register and fail-detect capability.
It implements a unified peripheral memory map with bit-addressable SFRs including AD0CON (ADC control), I2CON (I²C control), SPCTL (SPI control), and RTCCON (RTC control), enabling direct register-level configuration of analog, communication, and timing functions without external glue logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated 2-clock 80C51 CPU; executes most instructions in 2–4 clocks, enabling 6× performance vs. legacy 80C51 at same frequency. |
| Flash Memory | 4 kB byte-erasable flash organized in 1 kB sectors and 64 B pages; supports single-byte erasure for non-volatile data storage. |
| ADC | 8-input multiplexed 10-bit successive-approximation ADC with configurable scan/burst modes and boundary detection. |
| Timers & RTC | Two 16-bit counter/timers (T0/T1) + 23-bit system timer usable as real-time clock; all support PWM, overflow toggling, and interrupt generation. |
| I/O Voltage | 2.4 V to 3.6 V VDD supply; all I/O pins are 5 V tolerant (up to 5.5 V), eliminating level-shifting in mixed-voltage systems. |
| Communication | Enhanced UART (fractional baud rate, break detect), 400 kHz I²C-bus port, and full-duplex SPI interface with master/slave mode support. |
| Oscillator | Configurable on-chip RC oscillator (7.373 MHz, fine-tunable via TRIM register); optional crystal/resonator (0–18 MHz) or external clock input. |
Pinout & Package
Package: 28-pin TSSOP (SOT361-1), 4.4 mm body width, surface-mount compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0]/CMP2/KBI0/AD05 | Port 0 bit 0 / Comparator 2 output / Keypad input 0 / ADC channel 5 input | Multi-function pin supporting analog sensing, comparator output, and keypad scanning - enables shared resource use in space-constrained designs. |
| P1[5]/RST | Port 1 bit 5 / External reset input | Input-only pin that triggers hardware reset when pulled LOW; also initiates In-System Programming mode during power-up sequence. |
| P2[2]/MOSI | Port 2 bit 2 / SPI master-out slave-in | Configurable as general-purpose I/O or dedicated SPI data output; open-drain capable when used as output in certain configurations. |
| P3[0]/XTAL2/CLKOUT | Port 3 bit 0 / Crystal oscillator output / CPU clock divided-by-2 output | Provides flexible clock routing: drives external crystal or outputs halved CPU clock for test/synchronization without additional dividers. |
| VDD / VSS | Power supply / Ground | Single 2.4–3.6 V supply rail required; internal power-on reset and brownout detection eliminate need for external reset ICs. |
Key Features
| Feature | Design Value |
|---|---|
| In-Application Programming (IAP) | Allows runtime modification of flash code memory - enables field firmware updates and dynamic parameter reconfiguration without device removal. |
| Programmable Port Output Modes | Each I/O pin supports quasi-bidirectional, open-drain, push-pull, or input-only configuration - simplifies interface design to diverse loads (LEDs, switches, sensors). |
| Port Input Pattern Match Detection | Port 0 generates interrupt when pin values match or mismatch a user-defined 8-bit pattern - eliminates polling overhead in keypad and status-monitoring applications. |
| LED Drive Capability | All port pins drive up to 20 mA (chip-limited total), enabling direct LED interfacing without external drivers in indicator and display subsystems. |
| Slew-Rate Controlled Outputs | Outputs feature ~10 ns minimum ramp time - reduces electromagnetic interference (EMI) in noise-sensitive industrial and automotive environments. |
Applications
| Industrial Sensor Interface | Smart Metering Front-End |
|---|---|
Use Scenario: Monitoring temperature, pressure, and humidity via analog sensors in factory automation nodes. IC Role / Device Role / Timing Role: MCU host managing 10-bit ADC sampling, digital filtering, UART telemetry transmission, and watchdog supervision. Use Value: Integrated ADC, programmable timers, and 5 V-tolerant I/O reduce BOM count by eliminating external signal conditioning and level-shifting components. | Use Scenario: Collecting and preprocessing energy consumption data in residential electricity meters. IC Role / Device Role / Timing Role: Real-time controller executing metrology algorithms, RTC-based billing intervals, and secure I²C communication with metrology ICs. Use Value: 23-bit system timer configured as RTC provides accurate time-stamping without external crystal, lowering component cost and board area. |
| Keypad-Controlled HMI | Low-Power Remote I/O Module |
Use Scenario: User input handling in HVAC controllers, medical devices, and appliance panels with matrix keypads. IC Role / Device Role / Timing Role: Dedicated keypad interrupt engine scanning Port 0 pins with pattern-match detection and wake-from-power-down capability. Use Value: Hardware-accelerated KBI reduces CPU load and enables ultra-low-power sleep states (1 µA typical) while maintaining responsive button detection. | Use Scenario: Wireless sensor node collecting environmental data and transmitting via UART to gateway. IC Role / Device Role / Timing Role: Low-power embedded controller managing ADC acquisition, SPI flash logging, and UART burst transmission. Use Value: Internal RC oscillator eliminates crystal cost and layout sensitivity, while fractional baud rate generator ensures precise UART timing across voltage/temperature variations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP LPC935FDH | Same 28-pin TSSOP package and 2-clock 80C51 core, but with 2 kB flash, no RTC, and reduced ADC channels (4 vs. 8). | Limited to simpler control tasks without time-stamped logging or multi-sensor aggregation. | Select when cost sensitivity outweighs need for RTC, larger flash, or full ADC channel count. |
| Microchip PIC16F18857-I/SP | 14-bit instruction set, 14 kB flash, 12-bit ADC, but requires external crystal for full-speed operation and lacks integrated RTC. | Better suited for high-precision analog control but adds BOM complexity for timing and reset circuitry. | Choose for higher-resolution ADC or enhanced computational throughput where external timing components are acceptable. |
Compared with the P89LPC9381FDH,512, the LPC935FDH trades flash size and RTC capability for lower unit cost, while the PIC16F18857-I/SP offers greater analog precision and code space at the expense of increased external component count and absence of hardware RTC integration.
Availability
P89LPC9381FDH,512 is available at Aetrix Electronics and suitable for industrial sensor interfaces, smart metering front-ends, keypad-controlled HMIs, and low-power remote I/O modules requiring stable component supply and long-term manufacturability.
Supply support for P89LPC9381FDH,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC9381FDH,512 belongs to NXP's legacy LPC900 family of enhanced 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded control applications requiring integrated analog peripherals and low-power operation.
FAQ
What is the maximum operating frequency of the P89LPC9381FDH,512?
The P89LPC9381FDH,512 supports a maximum operating frequency of 18 MHz when using an external crystal or resonator. Its internal RC oscillator operates at 7.373 MHz and is fine-tunable via the TRIM register. At 18 MHz, the accelerated 2-clock core achieves instruction cycle times of 111–222 ns - six times faster than a standard 80C51 running at the same clock rate. The P89LPC9381FDH,512 datasheet confirms this limit applies across the full −40 °C to +85 °C industrial temperature range.
Does the P89LPC9381FDH,512 support in-system programming (ISP)?
Yes, the P89LPC9381FDH,512 supports serial flash ISP, allowing firmware updates while the device is mounted in the end application. This is enabled via the UART interface using the on-chip bootloader, requiring only VDD, GND, TXD, and RXD connections. The P89LPC9381FDH,512 also supports In-Application Programming (IAP), permitting code modification during normal execution - critical for field-upgradable firmware and dynamic parameter storage without halting operation.
How many analog input channels does the ADC in the P89LPC9381FDH,512 support?
The P89LPC9381FDH,512 features an 8-input multiplexed 10-bit ADC (ADC0), supporting analog inputs on P2[0] (AD07), P2[1] (AD06), P0[0] (AD05), P1[7] (AD04), P0[1] (AD00), P0[2] (AD01), P0[3] (AD02), and P0[4] (AD03). Channel selection is controlled via the AD0INS register, and conversion results are stored in eight dedicated 10-bit data registers (AD0DAT0L/R through AD0DAT7L/R). This matches the specification in the official P89LPC9381FDH,512 datasheet Section 6.2 and Table 3.
What are the power supply requirements for the P89LPC9381FDH,512?
The P89LPC9381FDH,512 operates from a single 2.4 V to 3.6 V VDD supply, with VSS as the 0 V reference. All I/O pins are 5 V tolerant (rated to 5.5 V), enabling safe interfacing with 5 V logic without external level shifters. The device includes on-chip power-on reset and low-voltage reset (brownout detect) circuitry, eliminating the need for external reset ICs. Typical power-down current is 1 µA when voltage comparators are disabled - a value explicitly specified for the P89LPC9381FDH,512 in its datasheet Section 2.2.
Can the P89LPC9381FDH,512 generate PWM signals?
Yes, the P89LPC9381FDH,512 can generate PWM signals using either Timer 0 or Timer 1. Each 16-bit timer may be configured to toggle a port output upon overflow, producing symmetrical or asymmetrical PWM waveforms. The duty cycle is controlled by loading the THx/TLx registers, and the frequency is determined by the timer reload value and CPU clock source. This capability is documented in the P89LPC9381FDH,512 datasheet Section 2.1 under "Two 16-bit counter/timers" and verified in the functional diagram (Figure 2) showing T0/T1 routed to port pins.
P89LPC9381FDH,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC900
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC9381FDH,512 FAQ
1.How can I place an order for P89LPC9381FDH,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC9381FDH,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC9381FDH,512 reliable?
The price and inventory of P89LPC9381FDH,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC9381FDH,512 is usually 5 days.
3.What payment methods are accepted for P89LPC9381FDH,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC9381FDH,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC9381FDH,512?
P89LPC9381FDH,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC9381FDH,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC9381FDH,512?
For technical support, including P89LPC9381FDH,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC9381FDH,512 requirements.
6.How does Aetrix verify that P89LPC9381FDH,512 is sourced from the original manufacturer or authorized distributors?
All P89LPC9381FDH,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC9381FDH,512 meets industry standards.
7.What is the process for return or replacement of P89LPC9381FDH,512?
All P89LPC9381FDH,512 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC9381FDH,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC9381FDH,512 part is unused and in its original packaging.
Return procedure for P89LPC9381FDH,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC9381FDH,512 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

