NXP Semiconductors P89LPC952FBD,157
- Part No.:
- P89LPC952FBD,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P89LPC952FBD,157.pdf
- Description:
- IC MCU 8BIT 8KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,274
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89LPC952FBD,157 from NXP Semiconductors is an 8-bit accelerated two-clock 80C51 microcontroller in LQFP44 package, featuring 8 kB byte-erasable flash, 256-byte RAM + 256-byte auxiliary RAM, 10-bit ADC with window comparator, dual UARTs with fractional baud rate generator, and 40 I/O pins. It operates from 2.4 V to 3.6 V with 5 V-tolerant I/O and supports industrial temperature range (−40 °C to +85 °C), ideal for embedded control in sensor interfaces and industrial automation.
For engineers reviewing the P89LPC952FBD,157 datasheet, P89LPC952FBD,157 pinout, P89LPC952FBD,157 application, or P89LPC952FBD,157 equivalent, key selection considerations include its 10-bit ADC channel count (8 channels), internal RC oscillator fine-tuning capability, high-current sourcing on Port 5 (20 mA per pin), watchdog timer with independent oscillator, and support for In-Application Programming (IAP) of flash memory.
Technical Context
The P89LPC952FBD,157 implements an accelerated 80C51 CPU executing instructions in two to four clocks-six times faster than standard 80C51 at same frequency-enabling 111 ns to 222 ns instruction cycles at 18 MHz. Its architecture integrates a 23-bit system timer usable as RTC, dual 16-bit counter/timers configurable as PWM outputs, and a dedicated debugger interface (TDI/TCLK/TRIG) for real-time trace and trigger.
It embeds dual analog comparators with selectable inputs and reference, an 8-input multiplexed 10-bit ADC with interrupt-on-range capability, and three serial interfaces: I²C (400 kHz), SPI, and two enhanced UARTs with break detection and automatic address recognition-enabling robust multi-protocol communication in resource-constrained systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated two-clock 80C51 CPU; executes all instructions in 2–4 clocks for 6× performance vs. standard 80C51 at same frequency. |
| Flash Memory | 8 kB byte-erasable flash organized in 1 kB sectors and 64-byte pages; enables non-volatile data storage via single-byte erase. |
| ADC | 8-channel, 10-bit successive-approximation ADC with window comparator; generates interrupt on in/out-of-range results. |
| Timers & RTC | Two 16-bit counter/timers (configurable as PWM or port toggle) plus 23-bit system timer usable as real-time clock. |
| Communication | Dual UARTs with fractional baud rate generator, 400 kHz I²C-bus port, and full-duplex SPI interface. |
| Power & I/O | 2.4 V–3.6 V operation; 40 GPIO pins (LQFP44); all I/O 5 V tolerant; Port 5 pins source/sink up to 20 mA each. |
| Oscillator | Configurable on-chip RC oscillator (20 kHz–18 MHz) with clock doubler and fast switching to external crystal/oscillator. |
Pinout & Package
LQFP44 package (SOT389-1), body size 10 × 10 × 1.4 mm, with 44 leads and exposed thermal pad (not electrically connected). Pin 1 marked by dot or notch; pin numbering follows standard counter-clockwise sequence from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0/CMP2/KBI0/AD05 | Port 0 bit 0 / Comparator 2 output / Keypad input 0 / ADC0 channel 5 input | Multi-function pin supporting analog sensing, digital input, and comparator output; Schmitt-triggered input for noise immunity. |
| P1.5/RST | Port 1 bit 5 / External reset input (or bidirectional reset I/O) | Configurable reset pin; when enabled, drives LOW during internal reset; required for ISP entry at power-up with >12 MHz oscillator. |
| P2.2/MOSI | Port 2 bit 2 / SPI master-out slave-in | Full-duplex SPI data output in master mode; input in slave mode; supports high-speed synchronous peripheral interfacing. |
| P3.0/XTAL2/CLKOUT | Port 3 bit 0 / Crystal oscillator output / CPU clock divided-by-2 output | Provides oscillator feedback path or buffered system clock output; CLKOUT active only when enabled via SFR bit ENCLK. |
| P4.5/TDI | Port 4 bit 5 / Debugger serial data I/O | Serial interface for on-chip debugger; supports real-time trace, breakpoint, and trigger functions without halting CPU execution. |
| P5.0–P5.7 | Port 5 bits 0–7 | All pins support 20 mA high-current sourcing/sinking; optimized for driving LEDs, relays, or logic-level loads directly without external drivers. |
Key Features
| Feature | Design Value |
|---|---|
| In-Application Programming (IAP) | Enables firmware updates while running; allows dynamic code modification without halting system operation or requiring external programmer. |
| Programmable slew-rate outputs | Controlled ~10 ns minimum ramp time reduces EMI emissions and improves signal integrity in mixed-signal PCB layouts. |
| Four interrupt priority levels | Supports deterministic real-time response for time-critical tasks (e.g., ADC conversion completion, UART frame error) alongside background processing. |
| Port input pattern match detect | Port 0 generates interrupt when pin values match or mismatch user-defined 8-bit pattern-ideal for keypad scanning or state-change monitoring. |
| Low-power modes | Idle mode and two power-down modes; typical total power-down current is 1 µA (with voltage comparators disabled), enabling battery-operated longevity. |
Applications
| Industrial Sensor Node | Smart Meter Interface |
|---|---|
Use Scenario: Monitoring temperature, pressure, and humidity in factory-floor environmental sensors with local data logging and RS-485 communication. IC Role / Device Role / Timing Role: Central controller managing ADC sampling, UART-based Modbus RTU transmission, and watchdog-monitored firmware execution. Use Value: Integrated 10-bit ADC with window comparator eliminates external comparator IC; dual UARTs enable simultaneous debug and field communication ports. | Use Scenario: Interfacing metrology ICs and display modules in electricity/water meters operating under strict power budget constraints. IC Role / Device Role / Timing Role: Low-power host MCU handling pulse counting, LCD segment driving, and secure I²C communication with energy measurement ASICs. Use Value: Port 5's 20 mA sourcing drives LCD backlights directly; 1 µA power-down current extends battery life beyond 10 years in sealed meter designs. |
| Programmable Logic Controller (PLC) I/O Module | Home Automation Hub |
Use Scenario: Compact DIN-rail mounted I/O expansion module accepting 24 V DC digital inputs and driving relay outputs in distributed control systems. IC Role / Device Role / Timing Role: Real-time I/O manager with programmable debounce, edge-triggered interrupts, and deterministic response to fieldbus commands. Use Value: Eight keypad interrupt inputs repurposed as configurable digital input filters; Schmitt-triggered inputs tolerate noisy industrial wiring. | Use Scenario: Central hub aggregating Zigbee/Z-Wave radio modules, IR transceivers, and touch-sensitive front-panel controls in residential smart home gateways. IC Role / Device Role / Timing Role: Multi-protocol bridge coordinating timing-critical IR carrier generation, UART-based radio command framing, and capacitive touch scan. Use Value: Internal RC oscillator with fine tuning eliminates external crystal cost; fractional baud rate generator ensures precise UART timing across all radio vendor protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC954FBD,157 | 16 kB flash (vs. 8 kB), identical pinout, same peripherals and package; otherwise functionally identical. | Required where larger firmware footprint or future feature expansion is anticipated without PCB redesign. | Select when firmware size exceeds 8 kB or long-term scalability is prioritized over BOM cost reduction. |
| STC89C52RC | Standard 8051 core (12-clock), 8 kB flash, no integrated ADC, no I²C, lower I/O drive strength (10 mA), no on-chip RC oscillator tuning. | Suitable for basic control tasks without analog sensing or multi-protocol comms; requires external crystal and ADC if needed. | Choose only for cost-sensitive, low-complexity applications lacking ADC, I²C, or precision oscillator requirements. |
Compared with P89LPC952FBD,157, the P89LPC954FBD,157 offers double flash capacity with zero hardware change, while STC89C52RC lacks integrated analog and communication peripherals-requiring additional components and increasing board area and validation effort.
Availability
P89LPC952FBD,157 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart meter interfaces, and PLC I/O modules requiring stable component supply, long lifecycle assurance, and consistent parametric performance across production batches.
Supply support for P89LPC952FBD,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The P89LPC952FBD,157 belongs to NXP's LPC900 family of enhanced 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded systems requiring integrated analog peripherals, low-power operation, and robust serial communication without external support components.
FAQ
What is the maximum operating frequency of the P89LPC952FBD,157?
The P89LPC952FBD,157 supports a maximum operating frequency of 18 MHz. This applies whether using the internal RC oscillator (with optional clock doubler), external crystal/resonator, or external clock source. At 18 MHz, the accelerated two-clock core delivers instruction cycle times of 111 ns to 222 ns-six times faster than a standard 80C51 at the same clock rate. The P89LPC952FBD,157 datasheet confirms this limit across all supported oscillator configurations and temperature ranges (−40 °C to +85 °C).
Does the P89LPC952FBD,157 support In-System Programming (ISP)?
Yes, the P89LPC952FBD,157 supports In-System Programming via its UART0 interface using the on-chip bootloader. ISP allows firmware programming while the device is soldered onto the target PCB, eliminating the need for socketed programming fixtures. The P89LPC952FBD,157 requires only VDD, GND, RXD0, TXD0, and RST (P1.5) connections for ISP entry-triggered by holding P1.5 LOW during power-up with oscillator frequency above 12 MHz. This capability is fully documented in the official NXP P89LPC952/954 User's Manual.
How many analog input channels does the ADC in the P89LPC952FBD,157 support?
The P89LPC952FBD,157 integrates an 8-channel, 10-bit successive-approximation ADC (ADC0). Inputs are mapped to P0.1 (AD00), P0.2 (AD01), P0.3 (AD02), P0.4 (AD03), P1.7 (AD04), P2.0 (AD07), P2.1 (AD06), and P0.0 (AD05). All eight channels share a common sample-and-hold circuit and are selectable via the AD0INS register. The ADC supports window comparison mode, generating interrupts when converted values fall inside or outside programmable thresholds-confirmed in Section 6.2 and Table 3 of the P89LPC952FBD,157 datasheet.
Can the P89LPC952FBD,157 operate without an external crystal?
Yes, the P89LPC952FBD,157 can operate without an external crystal using its high-accuracy internal RC oscillator, configurable from 20 kHz to 18 MHz. The oscillator is fine-tunable via flash configuration bits and supports clock doubling for higher performance. Fast switching between internal RC and external sources enables hybrid power/performance optimization-for example, using RC for low-power idle and crystal for high-speed burst processing. This capability is explicitly stated in Section 2.1 and Figure 1 of the P89LPC952FBD,157 product data sheet.
What is the I/O voltage tolerance specification for the P89LPC952FBD,157?
The P89LPC952FBD,157 specifies 5 V tolerance on all I/O pins, meaning they may be safely pulled up to or driven by signals up to 5.5 V-even while VDD operates at 2.4 V to 3.6 V. This allows direct interfacing with legacy 5 V logic families (e.g., TTL, 74HC) without level-shifting circuitry. The specification is confirmed in Section 2.1 ("I/O pins are 5 V tolerant") and Table 11 (Static Characteristics) of the official P89LPC952FBD,157 datasheet, and applies to all ports including P0–P5 and special function pins like RXD0 and SDA.
P89LPC952FBD,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- LPC900
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 18MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P89LPC952FBD,157 FAQ
1.How can I place an order for P89LPC952FBD,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89LPC952FBD,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89LPC952FBD,157 reliable?
The price and inventory of P89LPC952FBD,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89LPC952FBD,157 is usually 5 days.
3.What payment methods are accepted for P89LPC952FBD,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89LPC952FBD,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89LPC952FBD,157?
P89LPC952FBD,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89LPC952FBD,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89LPC952FBD,157?
For technical support, including P89LPC952FBD,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89LPC952FBD,157 requirements.
6.How does Aetrix verify that P89LPC952FBD,157 is sourced from the original manufacturer or authorized distributors?
All P89LPC952FBD,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89LPC952FBD,157 meets industry standards.
7.What is the process for return or replacement of P89LPC952FBD,157?
All P89LPC952FBD,157 units undergo pre-shipment inspection (PSI). If there is an issue with P89LPC952FBD,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89LPC952FBD,157 part is unused and in its original packaging.
Return procedure for P89LPC952FBD,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89LPC952FBD,157 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

