NXP Semiconductors P89V51RD2FN,112
- Part No.:
- P89V51RD2FN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
P89V51RD2FN,112.pdf
- Description:
- IC MCU 8BIT 64KB FLASH 40DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,293
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P89V51RD2FN,112 from NXP Semiconductors is an 8-bit 80C51 microcontroller with 64 kB on-chip flash program memory, 1 kB data RAM, 5 V operation up to 40 MHz, X2 mode (6-clock/machine cycle), and in-system programmability (ISP) and in-application programming (IAP). It serves as a main control unit in industrial embedded systems requiring field firmware updates and low-EMI timing.
For engineers reviewing the P89V51RD2FN,112 datasheet, P89V51RD2FN,112 pinout, P89V51RD2FN,112 application, or P89V51RD2FN,112 equivalent, key selection criteria include flash size (64 kB), DIP40 package compatibility, X2 mode throughput doubling, ISP/IAP capability, and brownout detection at 2.35 V.
Technical Context
The P89V51RD2FN,112 implements a standard 80C51 CPU core with dual clock modes: default 12-clock and selectable 6-clock (X2) mode via software or ISP, enabling either doubled performance at same frequency or halved clock for EMI reduction. Its memory architecture includes two flash blocks-Block 0 (64 kB user code) and Block 1 (IAP/ISP routines)-with bank selection controlled by SWR and BSEL bits in FCF register.
It integrates peripheral resources including SPI, enhanced UART, PCA with five capture/compare channels (CEX0–CEX4), three 16-bit timers/counters, programmable watchdog timer, and eight interrupt sources with four priority levels. Port 1 pins P1.5–P1.7 support 16 mA high-current drive and dual-function I/O for SPI and PCA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | 80C51 8-bit CPU with X2 mode (6 clocks/machine cycle) |
| Flash Memory | 64 kB user code flash with ISP and IAP support |
| RAM | 1024 B on-chip data RAM, plus 64 kB external data memory addressing |
| Operating Voltage | 5 V ±10 %, functional from 0 MHz to 40 MHz |
| Temperature Range | −40 °C to +85 °C industrial grade |
| Brownout Detection | Reset triggered at 2.35 V threshold with interrupt option |
| Package | DIP40 (plastic dual in-line, 40 leads, 600 mil width) |
Pinout & Package
Package: DIP40 - plastic dual in-line package, 40-pin, 600 mil width, through-hole mounting compatible with standard 0.6-inch IC sockets.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0/AD0 – P0.7/AD7 (pins 39–32) | Multiplexed address/data bus / bidirectional I/O | Port 0 functions as open-drain I/O or low-order address/data bus during external memory access; requires external pull-ups for general-purpose use |
| P1.0/T2 – P1.7/SPICLK/CEX4 (pins 1–8) | General-purpose I/O with secondary functions | Port 1 supports PCA (CEX0–CEX4), SPI (MOSI/MISO/SPICLK), Timer2 (T2/T2EX), and ECI; P1.5–P1.7 drive 16 mA |
| P2.0/A8 – P2.7/A15 (pins 21–28) | High-order address bus / bidirectional I/O | Port 2 outputs A8–A15 during external memory access; internal pull-ups enable safe input use when '1' written |
| P3.0/RXD – P3.7/RD (pins 10–17) | Secondary function I/O port | Provides UART (RXD/TXD), external interrupts (INT0/INT1), timer inputs (T0/T1), and external memory control (WR/RD) |
| RST (pin 9) | Active-high reset input | Two-machine-cycle HIGH pulse resets CPU; also enters external host mode if PSEN toggled while RST held HIGH |
| EA (pin 31) | External access enable | Strapped to VDD for internal flash execution; tied to VSS to fetch code from external program memory |
| ALE/PROG (pin 30) | Address latch enable / programming pulse | Latches P0 address byte during external memory access; serves as PROG input for flash programming; disabled in low-EMI mode |
| XTAL1/XTAL2 (pins 19/18) | Crystal oscillator interface | Supports quartz crystal or ceramic resonator; XTAL1 is input, XTAL2 is output; enables internal clock generation |
| VDD (pin 40), VSS (pin 20) | Power supply terminals | VDD = 5 V ±10 %; VSS = ground reference; decoupling capacitor required near VDD–VSS |
Key Features
| Feature | Design Value |
|---|---|
| X2 mode selection | Software- or ISP-configurable 6-clock machine cycle doubles instruction throughput at same frequency or halves clock for EMI reduction |
| In-system programming (ISP) | Enables firmware reprogramming in end-product via UART without removing device from PCB |
| In-application programming (IAP) | Allows flash memory reconfiguration-including bootloader updates-while application code continues executing |
| Programmable counter array (PCA) | Five independent capture/compare modules (CEX0–CEX4) support PWM generation, input capture, and software timers |
| Low-EMI operation | ALE inhibit mode reduces radiated emissions; X2 mode allows lower crystal frequency for same performance |
| Brownout detection | Hardware reset or interrupt triggered at 2.35 V ensures reliable operation during supply dips without code corruption |
Applications
| Industrial PLC I/O Module | Legacy Equipment Controller |
|---|---|
Use Scenario: Standalone I/O expansion module in factory automation, interfacing with sensors, relays, and HMI over RS-485. IC Role / Device Role / Timing Role: Main controller executing ladder logic interpreter and serial protocol stack; uses UART and PCA for precise timing of digital I/O sampling. Use Value: 64 kB flash accommodates full protocol stack + application logic; ISP enables remote firmware patches without hardware intervention. | Use Scenario: Drop-in replacement for obsolete 8051-based controllers in HVAC, packaging, or material handling equipment. IC Role / Device Role / Timing Role: Direct 80C51 binary-compatible MCU managing motor sequencing, analog sensor reads, and keypad scanning. Use Value: Pin-compatible DIP40 footprint and identical instruction set allow board-level replacement; brownout detection prevents erratic behavior during line sags. |
| Energy Meter Firmware Platform | Embedded Test Instrument |
Use Scenario: Smart electricity meter with metrology IC interface, tamper detection, and secure firmware update capability. IC Role / Device Role / Timing Role: Host processor coordinating metrology data acquisition, LCD display, IR/RF communication, and secure boot verification. Use Value: IAP enables signed firmware updates in-field; 1 kB RAM supports real-time data buffering and cryptographic operations. | Use Scenario: Portable handheld tester for verifying relay timing, contact resistance, and signal integrity in electrical substations. IC Role / Device Role / Timing Role: Real-time controller capturing millisecond-accurate timestamps via PCA capture mode and driving segmented LCD. Use Value: Five PCA channels allow simultaneous timestamping of multiple inputs; X2 mode ensures deterministic response under interrupt load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51ED2-RL24 | 51-core with 12 kB flash, no X2 mode, 3.3 V/5 V tolerant I/O, integrated USB interface | Targets USB-connected embedded devices; lacks 64 kB flash and DIP40 package | Select when USB host/device capability is required and flash >32 kB is unnecessary |
| STC89C52RC-PD | Enhanced 8051 with 8 kB flash, single-cycle execution, 5 V only, DIP40 available | Lower cost for simple control tasks; no ISP/IAP, no PCA, no brownout detection | Select for cost-sensitive, non-upgradable applications where 64 kB flash and field updates are not needed |
Compared with AT89C51ED2-RL24 and STC89C52RC-PD, the P89V51RD2FN,112 uniquely delivers 64 kB flash in DIP40 with full ISP/IAP, X2 mode, and industrial-grade brownout protection-making it optimal for long-lifecycle, field-serviceable 5 V control systems.
Availability
P89V51RD2FN,112 is available at Aetrix Electronics and suitable for industrial PLCs, legacy equipment upgrades, smart energy meters, and portable test instruments requiring stable component supply across multi-year production cycles.
Supply support for P89V51RD2FN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The P89V51RD2FN,112 belongs to NXP's legacy 80C51 microcontroller family, designed specifically for industrial control, instrumentation, and upgrade paths from classic MCS-51 systems-emphasizing reliability, in-field programmability, and long-term availability.
FAQ
What is the maximum operating frequency of the P89V51RD2FN,112?
The P89V51RD2FN,112 operates from 0 MHz to 40 MHz at 5 V. In X2 mode, it achieves twice the instruction throughput per MHz versus standard 80C51-so at 20 MHz it matches the performance of a 40 MHz conventional 80C51. The datasheet specifies 40 MHz as the absolute maximum crystal frequency for stable operation across the full −40 °C to +85 °C temperature range.
Does the P89V51RD2FN,112 support in-system programming (ISP) and in-application programming (IAP)?
Yes, the P89V51RD2FN,112 fully supports both ISP and IAP. ISP allows reprogramming via UART using the built-in bootloader without removing the device from the circuit. IAP enables the running application to erase and rewrite flash sectors-including updating its own code-by calling the on-chip IAP routines located in Block 1, subject to proper bank selection (BSEL/SWR bit configuration).
What package type and pin count does the P89V51RD2FN,112 use?
The P89V51RD2FN,112 uses a DIP40 (dual in-line package) with 40 leads and 600 mil body width. This through-hole package is compatible with standard 0.6-inch IC sockets and prototyping breadboards, and matches the pinout of legacy 8051-family DIP40 MCUs for drop-in replacement in existing designs.
How does the X2 mode affect power consumption and EMI in the P89V51RD2FN,112?
In X2 mode, the P89V51RD2FN,112 executes instructions in six clock cycles instead of twelve, allowing the same performance at half the crystal frequency-e.g., 20 MHz crystal delivers 40 MHz-equivalent throughput. This directly reduces dynamic power (P ∝ f × V²) and radiated EMI amplitude, which scales with fundamental frequency and harmonics. ALE is also emitted at 1/3 crystal frequency in X2 mode, further lowering noise.
What is the brownout detection threshold and behavior for the P89V51RD2FN,112?
The P89V51RD2FN,112 features a fixed brownout detection threshold of 2.35 V. When VDD drops below this level, the device generates a brownout interrupt (if enabled via EBO bit) or forces a hardware reset. The reset clears the BSEL bit but preserves SWR state, ensuring predictable flash banking after recovery. Brownout detection remains active during Power-down and Idle modes, protecting against code corruption during supply instability.
P89V51RD2FN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- 89V
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 40MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P89V51RD2FN,112 FAQ
1.How can I place an order for P89V51RD2FN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P89V51RD2FN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P89V51RD2FN,112 reliable?
The price and inventory of P89V51RD2FN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P89V51RD2FN,112 is usually 5 days.
3.What payment methods are accepted for P89V51RD2FN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P89V51RD2FN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P89V51RD2FN,112?
P89V51RD2FN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P89V51RD2FN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P89V51RD2FN,112?
For technical support, including P89V51RD2FN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P89V51RD2FN,112 requirements.
6.How does Aetrix verify that P89V51RD2FN,112 is sourced from the original manufacturer or authorized distributors?
All P89V51RD2FN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P89V51RD2FN,112 meets industry standards.
7.What is the process for return or replacement of P89V51RD2FN,112?
All P89V51RD2FN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P89V51RD2FN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P89V51RD2FN,112 part is unused and in its original packaging.
Return procedure for P89V51RD2FN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P89V51RD2FN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

