Qorvo PAC5523AQM-T
- Part No.:
- PAC5523AQM-T
- Manufacturer:
- Qorvo
- Category:
- Application Specific Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
PAC5523AQM-T.pdf
- Description:
- HIGHPERF 72V BLDC MOTOR CONTROLL
- Quantity:
- Payment:

- Shipping:

Inventory:1,928
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PAC5523AQM-T from Qorvo is a Power Application Controller® integrating a 150 MHz Arm® Cortex®-M4F MCU core, Multi-Mode Power Manager™ (buck/SEPIC + 4 LDOs), Configurable Analog Front End™ (3 diff PGAs, 4 SE PGAs, 10 comparators, dual DACs), and Application Specific Power Drivers™ (6-channel gate drivers). It delivers sensorless BLDC motor control in a 48-pin 6×6 mm TQFN package with 128 kB FLASH and 32 kB SRAM.
For engineers reviewing the PAC5523AQM-T datasheet, pinout, applications, or equivalent options, key selection criteria include integrated power management topology support (buck/SEPIC), analog signal conditioning flexibility (programmable gain, dynamic ADC sequencing), gate driver timing resolution (3.3 ns dead-time control), and motor control-specific peripherals (QEP, HW PWM timers).
Technical Context
The PAC5523AQM-T implements a tightly coupled system-on-chip architecture where the MMPM provides configurable DC/DC conversion (buck or SEPIC) and four linear regulators, while the CAFE enables programmable analog signal routing via Configurable Analog/Digital Signal Matrices (CASM/CDSM) and dynamic triggering of the 2.5 MSPS 12-bit ADC. The ASPD block integrates six gate drivers-three high-side and three low-side-with fault protection, propagation delay matching (≤10 ns), and programmable dead-time generation.
Its Arm® Cortex®-M4F core runs at 150 MHz with hardware floating-point unit, NVIC, MPU, and ETM trace; memory subsystem includes 128 kB embedded FLASH with ECC, 32 kB SRAM, and code protection levels. Clocking supports ring oscillator, external crystal (1–25 MHz), and PLL up to 300 MHz for peripheral domain scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm® Cortex®-M4F @ 150 MHz with FPU, NVIC, MPU, ETM |
| Memory | 128 kB FLASH (ECC-protected), 32 kB SRAM |
| ADC | 12-bit, 2.5 MSPS with DTSE, up to 24 auto-sequenced conversions |
| MMPM Output Modes | Buck or SEPIC switching regulator + 4 linear regulators (LDOs) |
| CAFE Resources | 3 differential PGAs, 4 single-ended PGAs, 10 comparators, 10-bit + 8-bit DACs |
| ASPD Channels | 6 gate drivers (3 high-side, 3 low-side), ≤10 ns inter-channel delay match |
| Package | TQFN66-48 (6 mm × 6 mm, 0.4 mm pitch, exposed thermal pad) |
Pinout & Package
The PAC5523AQM-T is housed in a 48-pin, 6×6 mm TQFN package with an exposed thermal pad (package code: TQFN66-48). Pin assignment follows Qorvo's standardized layout for the PAC55xx family, optimized for motor drive PCB layout with dedicated power/ground separation and analog/digital isolation zones.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO | Digital I/O supply | 3.3 V supply for GPIO, serial interfaces, and digital logic; requires local 100 nF bypass |
| VDDA | Analog supply | 3.3 V supply for CAFE, ADC, DACs; must be filtered separately from VDDIO |
| VDDM | Motor driver supply | High-voltage input (up to 200 V) for ASPD high-side gate drivers and MMPM switching stage |
| HSx / LSx | Gate driver outputs | Three pairs of high-side (HS1–HS3) and low-side (LS1–LS3) outputs driving external N-channel MOSFETs |
| AD0–AD11 | ADC inputs | 12 dedicated analog inputs supporting differential/single-ended modes and programmable gain |
| PGAxN/PGAxP | Differential PGA inputs | Three differential input pairs (PGA1–PGA3) with gain settings from 1× to 32× for current/voltage sensing |
| COMPx | Comparator inputs | 10 comparator inputs (CMP1–CMP10) supporting overcurrent, overvoltage, and phase detection |
| SWCLK/SWDIO | Debug interface | 2-pin SWD interface for programming and real-time debugging without halting motor operation |
Key Features
| Feature | Design Value |
|---|---|
| Multi-Mode Switching Supply | Configurable buck or SEPIC topology with internal MOSFET drivers, enabling single-chip HV/LV power conversion for 24–200 V systems |
| Dynamic Triggering & Sampling Engine (DTSE) | Hardware-accelerated ADC sequencing synchronized to PWM edges, eliminating CPU overhead for motor current sampling |
| Configurable Signal Routing | CASM/CDSM matrices allow runtime reconfiguration of analog/digital signal paths-e.g., routing phase comparator output to PWM fault input |
| Integrated Gate Driver Timing | Hardware dead-time generators with 3.3 ns resolution and matched propagation delays ensure safe half-bridge switching across temperature and voltage |
| Motor Control Peripherals | QEP decoder, 4× 16-bit PWM timers with complementary outputs, and hardware-based commutation logic reduce firmware complexity for BLDC/FOC |
Applications
| BLDC Motor Drive (Sensorless) | Power Tool Control |
|---|---|
Use Scenario: Closed-loop speed/torque control of 3-phase BLDC motors without position sensors using BEMF detection. IC Role / Device Role / Timing Role: PAC5523AQM-T serves as the central controller-executing FOC/BEMF algorithms, generating timed PWM, sampling analog feedback, and managing power sequencing. Use Value: Eliminates need for external op-amps, comparators, gate drivers, and discrete power supplies-reducing BOM count by ≥12 components versus discrete solutions. | Use Scenario: High-dynamic-response torque control in cordless drills and angle grinders with battery voltage sag compensation. IC Role / Device Role / Timing Role: PAC5523AQM-T manages battery-fed power delivery, monitors motor current via differential PGAs, adjusts PWM duty cycle in <5 µs response time, and enforces overtemperature shutdown. Use Value: Enables >92% system efficiency at 18–60 V battery input and supports rapid acceleration/deceleration without MOSFET shoot-through. |
| Ceiling Fan Speed Regulation | Compressor Drive (HVAC) |
Use Scenario: Ultra-quiet, stepless speed control of shaded-pole or permanent-magnet fans with soft-start and EMI-optimized PWM. IC Role / Device Role / Timing Role: PAC5523AQM-T executes sinusoidal commutation, regulates fan speed via analog dimming input or RF remote, and monitors winding temperature via on-die sensor. Use Value: Achieves <25 dB(A) acoustic noise through precise 20+ kHz carrier frequency control and adaptive dead-time adjustment. | Use Scenario: Variable-speed inverter drive for scroll compressors in residential HVAC systems operating from 120/240 VAC rectified input. IC Role / Device Role / Timing Role: PAC5523AQM-T controls 3-phase inverter bridge, conditions PFC voltage/current feedback, manages refrigerant pressure compensation, and implements anti-short-cycling logic. Use Value: Supports IEER-compliant efficiency (>14 SEER) with integrated thermal monitoring and automatic derating during high-ambient operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STSPIN32F0B | Integrated 3-phase gate driver + Cortex-M0@48 MHz; no SEPIC support, 64 kB FLASH, no differential PGAs | Limited to low-voltage (<60 V) BLDC drives; lacks multi-source power management and advanced analog front-end | Select when cost-sensitive, low-power fan/pump applications require minimal external components but do not need HV SEPIC or precision current sensing. |
| Infineon XMC4400-F100K512 | Cortex-M4@120 MHz, 512 kB FLASH, no integrated gate drivers or power management; requires external drivers, LDOs, and op-amps | Requires full external power/analog subsystem; suitable for modular designs where flexibility outweighs integration density | Select when system-level customization is required-e.g., custom gate driver timing, multi-rail power sequencing, or mixed-signal co-processing with external ADCs. |
Compared with STSPIN32F0B and XMC4400-F100K512, the PAC5523AQM-T uniquely combines HV power conversion (up to 200 V), sensor-grade analog signal conditioning, and motor-optimized peripherals in one die-enabling complete 3-phase motor control with only 6 external MOSFETs and passive components.
Availability
PAC5523AQM-T is available at Aetrix Electronics and suitable for BLDC motor drives, power tools, ceiling fans, and HVAC compressor control requiring stable component supply across industrial production cycles.
Supply support for PAC5523AQM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a U.S.-based semiconductor company focused on RF, power, and motion solutions for mobile, infrastructure, automotive, and industrial markets.
The PAC5523AQM-T belongs to Qorvo's Power Application Controller® family, designed specifically to replace discrete microcontroller + analog + power IC combinations in high-efficiency, space-constrained motor control systems.
FAQ
What is the maximum input voltage supported by the PAC5523AQM-T's MMPM for buck/SEPIC operation?
The PAC5523AQM-T's Multi-Mode Power Manager supports up to 200 V DC input on its VDDM rail for buck or SEPIC converter operation. This rating is validated per Absolute Maximum Ratings Table 6-1 and applies to continuous operation under specified thermal conditions with appropriate external MOSFETs and inductor selection.
Does the PAC5523AQM-T support CAN communication, and what version is implemented?
Yes, the PAC5523AQM-T includes a CAN 2.0B controller compliant with ISO 11898-1, supporting data rates up to 1 Mbps. It features dedicated CAN TX/RX pins, programmable bit timing, and hardware message filtering-enabling direct integration into industrial motor networks without external transceivers beyond physical layer interfacing.
How many independent PWM channels does the PAC5523AQM-T provide, and what is their timing resolution?
The PAC5523AQM-T provides up to 16 PWM channels across four 16-bit timers, with hardware dead-time control and 3.3 ns resolution for fine-grained timing adjustment. Each channel supports complementary output pairs, edge/center-aligned modes, and synchronization to ADC sampling triggers via the DTSE engine.
Can the PAC5523AQM-T operate without external crystal, and what are the clock accuracy implications?
Yes, the PAC5523AQM-T can operate using its internal ring oscillator (typical 12 MHz, ±10% variation) for non-timing-critical functions. For motor control requiring precise PWM carrier frequency or UART baud rate stability, Qorvo recommends using the external crystal input (1–25 MHz) with PLL multiplication to achieve <±100 ppm accuracy across temperature and voltage.
What analog input configurations does the PAC5523AQM-T's CAFE support for current sensing?
The PAC5523AQM-T's Configurable Analog Front End supports shunt-based current sensing using any of its three differential programmable gain amplifiers (PGAs), each configurable from 1× to 32× gain. These PGAs accept inputs directly from low-side or high-side shunts and route amplified signals to the 12-bit ADC with hardware-triggered sampling-enabling accurate, isolated current measurement without external op-amps.
PAC5523AQM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Series:
- PAC55xx
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Applications:
- BLDC Controller
- Core Processor:
- ARM® Cortex®-M4F
- Program Memory Type:
- FLASH (128kB)
- Controller Series:
- PAC52
- RAM Size:
- 32K x 8
- Interface:
- CAN, I2C, SPI, UART/USART
- Number of I/O:
- 25
- Voltage - Supply:
- 4.5V ~ 20V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFN (6x6)
PAC5523AQM-T FAQ
1.How can I place an order for PAC5523AQM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for PAC5523AQM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PAC5523AQM-T reliable?
The price and inventory of PAC5523AQM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PAC5523AQM-T is usually 5 days.
3.What payment methods are accepted for PAC5523AQM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PAC5523AQM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PAC5523AQM-T?
PAC5523AQM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PAC5523AQM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PAC5523AQM-T?
For technical support, including PAC5523AQM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PAC5523AQM-T requirements.
6.How does Aetrix verify that PAC5523AQM-T is sourced from the original manufacturer or authorized distributors?
All PAC5523AQM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PAC5523AQM-T meets industry standards.
7.What is the process for return or replacement of PAC5523AQM-T?
All PAC5523AQM-T units undergo pre-shipment inspection (PSI). If there is an issue with PAC5523AQM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PAC5523AQM-T part is unused and in its original packaging.
Return procedure for PAC5523AQM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PAC5523AQM-T Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

