NXP Semiconductors PCA85133U/2DA/Q1Z
- Part No.:
- PCA85133U/2DA/Q1Z
- Manufacturer:
- NXP Semiconductors
- Category:
- Display Drivers
- Package:
- Die
- Datasheet:
-
PCA85133U/2DA/Q1Z.pdf
- Description:
- IC DRVR 7 SEGMENT DIE
- Quantity:
- Payment:

- Shipping:

Inventory:11,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA85133U/2DA/Q1Z from NXP Semiconductors is an AEC-Q100 qualified automotive LCD controller and driver IC that interfaces microcontrollers to static or multiplexed LCDs with up to 4 backplanes and 80 segments. It supports 1:1 to 1:4 multiplexing, 1⁄2 or 1⁄3 bias configuration, and operates at 82 Hz or 110 Hz frame frequency. It delivers display data via a 400 kHz I²C-bus and integrates internal LCD bias generation - used in instrument clusters and HVAC displays requiring robust, low-power segment driving.
For engineers reviewing the PCA85133U/2DA/Q1Z datasheet, PCA85133U/2DA/Q1Z pinout, PCA85133U/2DA/Q1Z application, or PCA85133U/2DA/Q1Z equivalent, key selection criteria include its automotive-grade qualification, cascading capability for >80-segment displays, selectable drive modes (static/2BP/3BP/4BP), independent VLCD logic supply (up to 8.0 V), and 1.8–5.5 V VDD operation - all critical for automotive dashboard and infotainment subsystem design.
Technical Context
The PCA85133U/2DA/Q1Z implements a fully integrated LCD drive architecture with hardware subaddressing, auto-incremental RAM addressing, and dual-mode display memory bank switching for static and duplex drive. Its internal oscillator (enabled by OSC-to-VSS) generates clock signals distributed via CLK pin for cascaded devices.
It features a dedicated 80 × 4-bit static display RAM mapped directly to S0–S79 segment outputs and BP0–BP3 backplane outputs, with RAM access governed by a mode-dependent data pointer increment (2–8 per byte) and hardware subaddress validation (A0–A2). Frame timing is derived from fclk = fosc/64 or external clock, yielding precise 82 Hz or 110 Hz LCD refresh rates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LCD Drive Capability | Up to 4 backplanes and 80 segments; supports static, 1:2, 1:3, and 1:4 multiplexing - enables direct drive of 40×7-seg or 20×14-seg alphanumeric displays. |
| Bias Configuration | Selectable 1⁄2 or 1⁄3 bias - determines RMS on/off voltage ratio and contrast performance per LCD threshold requirements. |
| Frame Frequency | 82 Hz or 110 Hz (typical), selected via FF pin - ensures flicker-free visibility under automotive lighting conditions. |
| I²C Interface | 400 kHz standard/fast-mode bus - minimizes MCU communication overhead with auto-incremental addressing and subaddress filtering. |
| Supply Ranges | VDD: 1.8–5.5 V; VLCD: 2.5–8.0 V - allows independent optimization of logic and LCD bias voltages for low-threshold or guest-host LCDs. |
| Operating Temperature | −40 °C to +95 °C - meets extended automotive ambient requirements for under-dash and center-stack mounting. |
| Display RAM | 80 × 4-bit static RAM with one-to-one mapping to segments/backplanes - stores full display state without host intervention during refresh. |
Pinout & Package
Bare die package: 110-bump, 4.16 × 1.07 × 0.40 mm, silicon gate CMOS process. Substrate (rear side) electrically isolated and referenced to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDAACK (1–3) | I²C acknowledge output | Signals successful byte reception on I²C bus; required for multi-byte auto-increment transfers. |
| SDA (4–6) | I²C serial data I/O | Bi-directional data line supporting standard/fast-mode I²C protocol with built-in input filters. |
| SCL (7–9) | I²C serial clock input | Master-generated clock synchronizing all I²C transactions; tolerates 400 kHz maximum frequency. |
| CLK (10) | Clock I/O | Outputs internal oscillator signal when OSC = VSS; becomes external clock input when OSC = VDD - enables synchronization across cascaded devices. |
| VDD (11–13) | Logic supply | Powers digital core and I²C interface; supports 1.8–5.5 V range for compatibility with modern low-voltage MCUs. |
| SYNC (14) | Cascade sync I/O | Propagates timing alignment signal between daisy-chained PCA85133U devices to maintain frame coherence. |
| OSC (15) | Oscillator select | Configures clock source: tied to VSS enables internal oscillator; tied to VDD selects external clock - must not float. |
| FF (16) | Frame frequency select | Chooses 82 Hz (FF = VDD) or 110 Hz (FF = VSS) refresh rate - critical for minimizing perceived flicker in vehicle cabins. |
| A0–A2 (17–19) | Hardware subaddress inputs | Enable device-select addressing in cascaded configurations; match subaddress counter to allow RAM writes. |
| SA0 (20) | I²C slave address bit | Extends I²C address space to support up to 2 devices on same bus (SA0 = 0 or 1). |
| VSS (21–23) | Ground reference | Common return for logic and internal bias circuitry; substrate connection point - must be isolated from PCB ground plane. |
| VLCD (24–26) | LCD supply voltage | Provides high-voltage bias for LCD segments/backplanes; adjustable from 2.5 V (low-threshold) to 8.0 V (twisted nematic/guest-host). |
| BP0–BP3 (27,28,109,110) | LCD backplane outputs | Drive complementary waveforms to LCD backplanes; configurable for parallel pairing (e.g., BP0+BP2) to increase current drive in lower-mux modes. |
| S0–S79 (29–108) | LCD segment outputs | Direct-drive outputs for up to 80 LCD segments; open-circuit unused pins - no external components required. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 2 qualification | Validated for automotive applications with operating temperature up to +95 °C and rigorous stress testing - suitable for instrument cluster deployment. |
| Cascadable architecture | Supports up to 5120 total segments via SYNC and CLK chaining - eliminates need for multiple discrete drivers in large-display systems. |
| Internal LCD bias generator | Eliminates external resistive divider networks; provides stable 1⁄2 or 1⁄3 bias from VLCD using voltage-follower buffers - reduces BOM count and layout area. |
| Auto-incremental RAM loading | Enables efficient bulk display updates with single I²C transaction - data pointer advances 2–8 addresses per byte depending on mux mode. |
| Independent VDD/VLCD supplies | Allows logic domain (1.8–5.5 V) and LCD domain (2.5–8.0 V) to be powered separately - improves noise isolation and enables high-contrast LCD operation. |
| Chip-On-Glass (COG) compatibility | Designed for direct integration with COG LCD modules - supports compact, high-reliability automotive display assemblies. |
Applications
| Automotive Instrument Cluster | Automotive HVAC Display |
|---|---|
Use Scenario: Driving digital speedometer, fuel gauge, warning icons, and trip computer readouts in analog/digital hybrid dashboards. IC Role / Device Role / Timing Role: Primary LCD controller/driver managing up to 80 segments across 4 backplanes with real-time update via I²C from MCU. Use Value: Enables flicker-free 82/110 Hz refresh synchronized to vehicle power cycles; AEC-Q100 compliance ensures reliability over 15-year vehicle lifetime. |
Use Scenario: Controlling segmented temperature, fan speed, mode, and air direction indicators in climate control panels. IC Role / Device Role / Timing Role: Standalone segment driver interfacing to HVAC MCU via I²C; handles static and 1:2 multiplexed character layouts. Use Value: Independent VLCD supply (up to 8.0 V) supports high-contrast twisted nematic LCDs in bright cabin environments without external bias circuitry. |
| Automotive Center Console Display | Commercial Vehicle Telematics Display |
Use Scenario: Rendering multi-function menu navigation, media status, and connectivity indicators in center-stack infotainment units. IC Role / Device Role / Timing Role: Cascaded LCD driver in multi-chip configuration driving >80 segments (e.g., 14-segment alphanumeric + icons). Use Value: Hardware subaddressing (A0–A2) and SYNC-based timing coordination ensure seamless display updates across chained devices without MCU software overhead. |
Use Scenario: Operating ruggedized LCD readouts for fleet management, diagnostics, and payload monitoring in trucks and buses. IC Role / Device Role / Timing Role: Automotive-grade segment driver handling wide temperature (-40 °C to +95 °C) and supply voltage variation (1.8–5.5 V VDD). Use Value: Extended temperature rating and AEC-Q100 qualification guarantee functional stability during engine-off hot soak and cold cranking conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8576CT/1/1Z | 40-segment, 4-backplane max; no 1:3/1:4 mux; 1.8–6.0 V VDD; non-AEC-Q100 | Targeted at industrial/consumer LCDs; lacks automotive qualification and extended segment count | Choose for cost-sensitive non-automotive designs where <40 segments suffice and AEC-Q100 is unnecessary. |
| RAA229100GP#AA0 | 80-segment, 4-backplane; AEC-Q100 Grade 2; 1.7–5.5 V VDD; SPI interface only | Requires SPI host interface instead of I²C; no frame frequency select pin (fixed ~100 Hz) | Prefer when system uses SPI peripherals exclusively and I²C bus loading must be minimized; verify VLCD compatibility (max 6.5 V). |
Compared with PCF8576CT/1/1Z and RAA229100GP#AA0, the PCA85133U/2DA/Q1Z uniquely combines AEC-Q100 qualification, I²C interface, 80-segment/4-backplane drive, selectable 82/110 Hz frame rate, and 2.5–8.0 V VLCD support - making it the only option meeting full automotive instrument cluster requirements with flexible bias and cascade scalability.
Availability
PCA85133U/2DA/Q1Z is available at Aetrix Electronics and suitable for automotive instrument clusters, HVAC control panels, and commercial vehicle telematics displays requiring stable component supply across long production lifecycles.
Supply support for PCA85133U/2DA/Q1Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and automotive-qualified IC design.
The PCA85133U/2DA/Q1Z belongs to NXP's automotive LCD driver product line, engineered specifically for high-reliability, low-power segment driving in instrument clusters and cabin displays - emphasizing AEC-Q100 compliance, cascading flexibility, and simplified system integration.
FAQ
What is the maximum LCD segment count supported by the PCA85133U/2DA/Q1Z?
The PCA85133U/2DA/Q1Z supports up to 80 segments and 4 backplanes in a single device. When cascaded using the SYNC and CLK pins, multiple PCA85133U/2DA/Q1Z devices can drive up to 5120 total segments - enabling large-format automotive displays without external multiplexing logic.
Does the PCA85133U/2DA/Q1Z require external components for LCD bias generation?
No, the PCA85133U/2DA/Q1Z includes an internal LCD bias generator with voltage-follower buffers that produces 1⁄2 or 1⁄3 bias from the VLCD supply. This eliminates the need for external resistor networks or charge pumps, reducing bill-of-materials cost and PCB area.
How does the PCA85133U/2DA/Q1Z handle I²C communication in cascaded configurations?
In cascaded setups, the PCA85133U/2DA/Q1Z uses hardware subaddressing (A0–A2 pins) and auto-incremental RAM addressing to enable seamless multi-device data loading. When the display RAM address boundary is exceeded, the next device in the chain automatically receives overflow bytes - no additional MCU intervention is required.
What frame frequencies does the PCA85133U/2DA/Q1Z support, and how are they selected?
The PCA85133U/2DA/Q1Z supports two frame frequencies: 82 Hz (FF pin tied to VDD) and 110 Hz (FF pin tied to VSS). These values are typical and optimized to eliminate visible flicker under automotive lighting conditions while maintaining low power consumption.
Is the PCA85133U/2DA/Q1Z compatible with Chip-On-Glass (COG) LCD modules?
Yes, the PCA85133U/2DA/Q1Z is explicitly designed for compatibility with Chip-On-Glass technology. Its bare-die packaging (110-bump, 4.16 × 1.07 mm), low EMI drive architecture, and COG-optimized timing make it ideal for direct integration into compact, high-reliability automotive LCD assemblies.
PCA85133U/2DA/Q1Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Active
- Display Type:
- LCD
- Configuration:
- 7 Segment + DP, 14 Segment + DP + AP, Dot Matrix
- Interface:
- I2C
- Digits or Characters:
- 20 Characters, 40 Characters, 320 Elements
- Current - Supply:
- 50 mA
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 95°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Die
PCA85133U/2DA/Q1Z FAQ
1.How can I place an order for PCA85133U/2DA/Q1Z through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA85133U/2DA/Q1Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA85133U/2DA/Q1Z reliable?
The price and inventory of PCA85133U/2DA/Q1Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA85133U/2DA/Q1Z is usually 5 days.
3.What payment methods are accepted for PCA85133U/2DA/Q1Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA85133U/2DA/Q1Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA85133U/2DA/Q1Z?
PCA85133U/2DA/Q1Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA85133U/2DA/Q1Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA85133U/2DA/Q1Z?
For technical support, including PCA85133U/2DA/Q1Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA85133U/2DA/Q1Z requirements.
6.How does Aetrix verify that PCA85133U/2DA/Q1Z is sourced from the original manufacturer or authorized distributors?
All PCA85133U/2DA/Q1Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA85133U/2DA/Q1Z meets industry standards.
7.What is the process for return or replacement of PCA85133U/2DA/Q1Z?
All PCA85133U/2DA/Q1Z units undergo pre-shipment inspection (PSI). If there is an issue with PCA85133U/2DA/Q1Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA85133U/2DA/Q1Z part is unused and in its original packaging.
Return procedure for PCA85133U/2DA/Q1Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA85133U/2DA/Q1Z Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
