NXP Semiconductors PCA8574PW,112
- Part No.:
- PCA8574PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA8574PW,112.pdf
- Description:
- IC XPNDR 400KHZ I2C 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA8574PW,112 from NXP Semiconductors is an 8-bit quasi-bidirectional I/O expander for I²C-bus (Fast-mode, 400 kHz), operating from 2.3 V to 5.5 V with 25 mA per-pin sink capability, active-low open-drain interrupt output (INT), and eight hardware-programmable slave addresses via A0–A2. It enables remote GPIO expansion in space-constrained industrial control and LED display systems.
For engineers reviewing the PCA8574PW,112 datasheet, PCA8574PW,112 pinout, PCA8574PW,112 application, or PCA8574PW,112 equivalent, this device delivers low-quiescent-current (4.5 µA typical) I/O expansion with latch-up immunity (>100 mA), ESD protection (>2 kV HBM), and TSSOP16 packaging suitable for high-density PCB layouts requiring minimal board area and reliable interrupt-driven input monitoring.
Technical Context
The PCA8574PW,112 implements a single-register quasi-bidirectional I/O architecture: each of P0–P7 functions as input or output without direction register overhead, initialized at power-on as inputs with 100 µA weak pull-up to VDD. Its interrupt logic asserts INT (active LOW) on any input state change versus register value, eliminating polling.
I²C communication uses Fast-mode timing (400 kHz max), with slave address determined by A0–A2 pins and fixed prefix (0x40–0x47 for PCA8574 variant). The device supports up to 8 units per bus (via A0–A2), enabling scalable I/O expansion - e.g., 128 total I/Os when combined with PCA8574A devices sharing same bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | 400 kHz Fast-mode - enables faster host polling and reduced bus occupancy vs. standard 100 kHz I²C expanders. |
| Supply Voltage Range | 2.3 V to 5.5 V - supports direct interface with 3.3 V and 5 V microcontrollers without level-shifting. |
| Quasi-bidirectional I/O Count | 8 pins (P0–P7) - each independently configurable as input or output via single data register write/read. |
| Output Sink Current | 25 mA per pin - sufficient to directly drive LEDs or small relays without external drivers. |
| Total Package Sink Limit | 200 mA - constrains simultaneous high-current outputs; requires current-limiting resistors per LED. |
| Interrupt Output | Active LOW open-drain INT - connects directly to MCU interrupt pin with external pull-up; signals input changes asynchronously. |
| Standby Current | 4.5 µA typical - extends battery life in portable/mobile applications where I/O expansion remains powered but idle. |
Pinout & Package
TSSOP16 package (SOT403-1): 4.4 mm body width, 0.65 mm pitch, surface-mount, RoHS-compliant. Pin 1 marked with dot; pin 1 = A0.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Slave address bit 0 | Hardware-selectable LSB of 7-bit I²C address; tied HIGH/LOW to configure one of eight possible addresses (0x40–0x47). |
| VDD | Positive supply | 2.3–5.5 V main power rail; powers internal logic and provides reference for 100 µA pull-up current source. |
| A1 | Slave address bit 1 | Second address bit; used with A0 and A2 to uniquely identify device on shared I²C bus. |
| SDA | I²C serial data line | Open-drain bidirectional bus line; requires external pull-up resistor (typically 2.2–10 kΩ to VDD). |
| A2 | Slave address bit 2 | MSB of hardware address; all three address pins must be externally biased (no internal pull-ups). |
| SCL | I²C serial clock line | Input-only clock signal; master-generated, drives timing for data transfer on SDA. |
| P0–P7 | Quasi-bidirectional I/O ports | Each defaults to input at power-on; writing '1' enables input mode (weak pull-up); writing '0' activates strong sink. |
| INT | Interrupt output | Open-drain active LOW signal; asserts when any P0–P7 input state differs from last-read register value. |
| VSS | Ground reference | 0 V return path for supply and I/O currents; must be low-impedance connection to system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Single-register I/O control | Eliminates direction register overhead - simplifies firmware and reduces I²C transaction count per I/O operation. |
| Power-on reset initialization | Automatically configures all P0–P7 as inputs with 100 µA pull-up - ensures safe default state before host software initialization. |
| Hardware-addressable I²C slave | Three address pins (A0–A2) enable eight unique addresses per device type - supports multi-device bus topologies without address conflict. |
| Interrupt-driven input monitoring | INT pin eliminates continuous I²C polling - reduces bus traffic and host CPU load during keypad or sensor monitoring. |
| High-current sink capability | 25 mA per port supports direct LED driving - avoids need for discrete transistors or driver ICs in indicator applications. |
Applications
| LED Sign Control | Industrial Keypad Interface |
|---|---|
Use Scenario: Driving 8-segment alphanumeric displays or status indicator arrays in factory HMIs. IC Role / Device Role / Timing Role: Remote parallel-to-I²C bridge providing sink-current outputs for common-anode LED segments. Use Value: Reduces MCU GPIO usage and simplifies routing by consolidating 8 LED control lines into two I²C wires plus interrupt feedback. |
Use Scenario: Scanning matrix keypads in PLC operator panels with mechanical switch bounce. IC Role / Device Role / Timing Role: Input monitor with edge-triggered interrupt signaling keypress events to host MCU. Use Value: Enables immediate wake-from-sleep response to user input without periodic polling, lowering system power consumption. |
| Server Rack Monitoring | Medical Device Status Panel |
Use Scenario: Reading temperature sensor alerts, fan fault signals, and power supply OK status in 19-inch rack servers. IC Role / Device Role / Timing Role: Remote digital input aggregator feeding status bits to baseboard management controller (BMC) over I²C. Use Value: Provides deterministic interrupt latency (<1 µs after input change) for time-critical fault detection and logging. |
Use Scenario: Managing front-panel indicators (power, alarm, standby) and button inputs in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power I/O expander interfacing with ARM Cortex-M host under strict battery-life constraints. Use Value: 4.5 µA standby current extends operational runtime between charges while maintaining responsive user interface feedback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C-based remote I/O expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA8574D,512 | SO16 package (7.5 mm width) vs. TSSOP16 (4.4 mm); identical electrical specs and pinout mapping. | Preferred for through-hole prototyping or legacy SOIC footprints; less suitable for high-density SMT designs. | Select PCA8574D,512 only if board layout requires SO16 footprint or thermal dissipation >160 °C/W is acceptable. |
| PCA8574APW,112 | Different I²C slave address prefix (0x70–0x7F vs. 0x40–0x47); identical TSSOP16 package, pinout, and functional behavior. | Enables coexistence with PCA8574PW,112 on same I²C bus - up to 16 expanders (128 I/Os) without address collision. | Choose PCA8574APW,112 when expanding beyond 8 devices on one bus or requiring independent address space from PCA8574PW,112 units. |
Compared with PCA8574D,512, PCA8574PW,112 offers superior board-area efficiency and thermal performance in compact designs; compared with PCA8574APW,112, it provides complementary addressing for bus scalability - neither is pin-compatible replacement but both share identical register-level firmware compatibility.
Availability
PCA8574PW,112 is available at Aetrix Electronics and suitable for industrial control, LED signage, and medical device applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant TSSOP packaging.
Supply support for PCA8574PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in interface, power management, and microcontroller technologies.
The PCA8574 family was designed specifically to simplify I²C-based GPIO expansion in resource-constrained embedded systems - delivering low-power, interrupt-aware remote I/O with minimal firmware overhead and robust industrial-grade reliability.
FAQ
What is the I²C slave address range for PCA8574PW,112?
The PCA8574PW,112 uses the PCA8574 variant address prefix (0x40–0x47 in 7-bit format). With A0–A2 pins set to specific HIGH/LOW states, the device responds to one of eight addresses: 0x40 (A2=A1=A0=0) through 0x47 (A2=A1=A0=1). This differs from PCA8574A (0x70–0x7F), allowing both variants to coexist on the same I²C bus. PCA8574PW,112 does not support dynamic address reconfiguration - address is fixed at power-on based on hardware pin states.
Can PCA8574PW,112 drive LEDs directly without external components?
Yes, PCA8574PW,112 can directly drive LEDs in common-anode configurations: each P0–P7 pin sinks up to 25 mA at VDD = 4.5 V, sufficient for standard indicator LEDs. A current-limiting resistor must be placed in series with each LED anode (connected to VDD) to set forward current. For higher brightness or multiple LEDs per pin, verify total package sink current stays ≤200 mA. PCA8574PW,112's 100 µA weak pull-up ensures safe HIGH state when configured as input.
How does the interrupt (INT) pin function on PCA8574PW,112?
The INT pin on PCA8574PW,112 is an active LOW open-drain output that asserts when any input state on P0–P7 differs from its corresponding bit in the input register - indicating a change since last read. It resets to HIGH after the host reads the input register or writes any value to the port. No external debouncing is required for switch inputs, as INT triggers on edge transitions. PCA8574PW,112's INT requires an external pull-up resistor (typically 4.7 kΩ to VDD) to operate correctly.
What is the power-on behavior of PCA8574PW,112 I/O pins?
At power-on, PCA8574PW,112's internal Power-On Reset (POR) initializes all P0–P7 pins as inputs with a 100 µA weak current source pulling toward VDD. This ensures a known HIGH-impedance, fail-safe state before host firmware configures the port directions. Writing '1' to a port bit maintains input mode; writing '0' activates the strong sink transistor for output LOW. The POR threshold (VPOR) is internally calibrated and requires VDD to stabilize above ~1.5 V before release.
Is PCA8574PW,112 compatible with 3.3 V microcontrollers?
Yes, PCA8574PW,112 operates across 2.3 V to 5.5 V, making it fully compatible with 3.3 V systems. Its I²C interface is voltage-tolerant: SDA and SCL pins accept input voltages up to 5.5 V regardless of VDD, and the 100 µA pull-up current source scales with VDD. When VDD = 3.3 V, output sink current remains ≥20 mA per pin (per datasheet), sufficient for most 3.3 V logic-level LED and switch applications. PCA8574PW,112 requires no level shifters for 3.3 V I²C buses.
PCA8574PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 100µA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
PCA8574PW,112 FAQ
1.How can I place an order for PCA8574PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA8574PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA8574PW,112 reliable?
The price and inventory of PCA8574PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA8574PW,112 is usually 5 days.
3.What payment methods are accepted for PCA8574PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA8574PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA8574PW,112?
PCA8574PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA8574PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA8574PW,112?
For technical support, including PCA8574PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA8574PW,112 requirements.
6.How does Aetrix verify that PCA8574PW,112 is sourced from the original manufacturer or authorized distributors?
All PCA8574PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA8574PW,112 meets industry standards.
7.What is the process for return or replacement of PCA8574PW,112?
All PCA8574PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA8574PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA8574PW,112 part is unused and in its original packaging.
Return procedure for PCA8574PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA8574PW,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

