NXP Semiconductors PCA8575BQ,118
- Part No.:
- PCA8575BQ,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
PCA8575BQ,118.pdf
- Description:
- IC XPNDR 400KHZ I2C 24DHVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA8575BQ,118 from NXP Semiconductors is a 16-bit remote I/O expander for I²C-bus with interrupt, featuring quasi-bidirectional I/O ports, 400 kHz I²C interface, 2.3 V to 5.5 V operation, and active LOW open-drain INT output. It supports LED direct drive with 25 mA sink per pin and 400 mA total package sink capability, used in industrial control and server I/O expansion.
For engineers reviewing the PCA8575BQ,118 datasheet, PCA8575BQ,118 pinout, PCA8575BQ,118 application, or PCA8575BQ,118 equivalent, key selection considerations include its DHVQFN24 package, 8 programmable slave addresses via AD0–AD2, latched output architecture, interrupt timing behavior during byte-wise read operations, and compatibility with PCF8575 software but distinct INT release timing.
Technical Context
The PCA8575BQ,118 implements a quasi-bidirectional I/O architecture where all 16 pins (P00–P07, P10–P17) operate without direction control signals; at power-up, all default to HIGH inputs via internal current sources. Its I²C interface supports Fast Mode (400 kHz), with address selection across eight values (0x20–0x27) using AD0, AD1, AD2 pins.
Interrupt generation responds to any rising or falling edge on input pins, and INT is cleared byte-wise: reading Port 0 clears P0n-associated interrupts, while reading Port 1 clears P1n-associated interrupts - differing from PCF8575's full-interrupt-clear-on-read behavior. Internal Power-On Reset initializes I/Os to logic 1 and resets I²C state machine.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Speed | 400 kHz Fast Mode - enables high-throughput I/O expansion without bus contention in multi-device systems. |
| Supply Range | 2.3 V to 5.5 V with 5.5 V tolerant I/Os - supports interoperability across 3.3 V and 5 V microcontrollers without level shifters. |
| Output Sink | 25 mA per pin, 400 mA total package - allows direct driving of LEDs or small relays without external drivers. |
| Interrupt Logic | Active LOW open-drain INT with byte-wise clearing - reduces polling overhead and enables precise event attribution per port group. |
| Slave Addressing | 8 programmable addresses (0x20–0x27) via AD0/AD1/AD2 - permits up to eight devices on same I²C bus without address conflict. |
| Standby Current | ≤10 µA - minimizes system-level quiescent power in battery-backed or energy-sensitive applications. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and commercial environments including server and PLC deployments. |
Pinout & Package
DHVQFN24 package: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 × 5.5 × 0.85 mm (SOT815-1). Exposed center pad must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (P00) | Quasi-bidirectional I/O 00 | Port 0 bit 0; defaults HIGH at power-up; supports input sampling or LED sink drive. |
| 2 (P01) | Quasi-bidirectional I/O 01 | Port 0 bit 1; electrically identical to P00; shares same 400 mA package sink limit. |
| 3 (P02) | Quasi-bidirectional I/O 02 | Port 0 bit 2; usable as GPIO or interrupt source; changes trigger INT if configured as input. |
| 4 (P03) | Quasi-bidirectional I/O 03 | Port 0 bit 3; supports fast edge rates via transient pull-up (Itrt(pu) = −1.0 mA). |
| 5 (P04) | Quasi-bidirectional I/O 04 | Port 0 bit 4; bidirectional without direction register; write HIGH enables input mode. |
| 6 (P05) | Quasi-bidirectional I/O 05 | Port 0 bit 5; sink current limited to 25 mA max; exceeds 20 mA min at VDD = 2.3 V. |
| 7 (P06) | Quasi-bidirectional I/O 06 | Port 0 bit 6; IOH = −300 µA at VOH = VSS - ensures reliable HIGH-level sourcing. |
| 8 (P07) | Quasi-bidirectional I/O 07 | Port 0 bit 7; first byte in I²C transfer maps to P07–P00; critical for data alignment. |
| 9 (VSS) | Supply Ground | Primary ground reference; must connect to PCB ground plane; exposed pad also tied to VSS. |
| 10 (P10) | Quasi-bidirectional I/O 10 | Port 1 bit 0; second byte in I²C transfer maps to P17–P10; independent of Port 0 timing. |
| 11 (P11) | Quasi-bidirectional I/O 11 | Port 1 bit 1; interrupt status cleared only upon reading Port 1 - enables selective event handling. |
| 12 (P12) | Quasi-bidirectional I/O 12 | Port 1 bit 2; supports same 25 mA sink and 400 mA package limit as P0x pins. |
| 13 (P13) | Quasi-bidirectional I/O 13 | Port 1 bit 3; input filter suppresses spikes <50 ns - improves noise immunity in industrial settings. |
| 14 (P14) | Quasi-bidirectional I/O 14 | Port 1 bit 4; VOL = 0.5 V at 25 mA sink (VDD = 4.5 V) - defines low-state voltage margin. |
| 15 (P15) | Quasi-bidirectional I/O 15 | Port 1 bit 5; IOH = −300 µA ensures sufficient HIGH-level drive for CMOS inputs. |
| 16 (P16) | Quasi-bidirectional I/O 16 | Port 1 bit 6; tv(Q) = 4 µs - guarantees output data validity within tight timing windows. |
| 17 (P17) | Quasi-bidirectional I/O 17 | Port 1 bit 7; last bit of second I²C byte; completes 16-bit port mapping. |
| 18 (AD0) | Address Input 0 | LSB of 3-bit slave address; externally pulled HIGH/LOW to select one of eight I²C addresses. |
| 19 (SCL) | Serial Clock Input | I²C clock line; accepts 400 kHz Fast Mode; internal input filter rejects <50 ns noise. |
| 20 (SDA) | Serial Data I/O | Open-drain bidirectional data line; requires external pull-up; supports ACK/NACK protocol. |
| 21 (VDD) | Supply Voltage | 2.3–5.5 V core supply; VPOR = 1.8–2.0 V - ensures deterministic reset across voltage ramp rates. |
| 22 (INT) | Interrupt Output | Active LOW open-drain; asserts on any I/O edge; cleared per-port-byte read - enables granular event response. |
| 23 (AD1) | Address Input 1 | Mid-bit of slave address; no internal pull-up - requires explicit external biasing. |
| 24 (AD2) | Address Input 2 | MSB of slave address; combined with AD0/AD1 to configure device address (0x20–0x27). |
Key Features
| Feature | Design Value |
|---|---|
| Latched outputs with 25 mA sink | Enables direct LED driving without external transistors; eliminates BOM cost and board space for discrete drivers. |
| Byte-wise interrupt clearing | Reading Port 0 clears only P0n interrupts; reading Port 1 clears only P1n interrupts - supports prioritized event handling. |
| 8 programmable I²C addresses | AD0–AD2 pins allow up to eight PCA8575BQ,118 devices on one bus - simplifies scalable I/O architecture design. |
| Power-On Reset initialization | Resets all I/Os to HIGH inputs and I²C state machine on VDD ramp - ensures known startup state without firmware intervention. |
| ESD robustness | 2000 V HBM, 200 V MM, 1000 V CDM - meets industrial-grade ESD requirements for field-deployed equipment. |
| Thermally enhanced DHVQFN24 | Exposed pad and thin profile enable efficient heat dissipation in dense PCB layouts - supports sustained 400 mA sink operation. |
Applications
| Industrial PLC I/O Expansion | Server Front-Panel Control |
|---|---|
|
Use Scenario: Adding digital input/output capability to programmable logic controllers for sensor monitoring and actuator control. IC Role / Device Role / Timing Role: Remote 16-bit I/O expander interfacing with microcontroller via I²C; INT signal alerts CPU of field input changes without polling. Use Value: Reduces main controller GPIO usage; 25 mA per pin drives indicators or small solenoids directly; DHVQFN24 saves board area in space-constrained DIN-rail modules. |
Use Scenario: Managing status LEDs, push-button inputs, and fan control signals on enterprise server front panels. IC Role / Device Role / Timing Role: I²C-connected GPIO hub providing interrupt-driven notification of button presses or LED state changes. Use Value: 400 kHz I²C bandwidth supports rapid status updates; 2.3–5.5 V range matches server management rail voltages; byte-wise INT clearing isolates front-panel events from backplane activity. |
| Medical Equipment Panel Interface | Gaming Machine Peripheral Control |
|
Use Scenario: Controlling indicator lights and reading safety interlock switches in diagnostic imaging or patient monitor front panels. IC Role / Device Role / Timing Role: Isolated I/O expansion node with ESD-hardened pins (2000 V HBM) for reliable operation in clinical environments. Use Value: Latched outputs ensure stable LED states during I²C bus arbitration; standby current ≤10 µA extends battery backup runtime in portable units. |
Use Scenario: Driving coin acceptor status LEDs and reading mechanical switch inputs in arcade cabinets and slot machines. IC Role / Device Role / Timing Role: Quasi-bidirectional port expander supporting mixed input/output on same pins; INT line signals jackpot or fault conditions instantly. Use Value: 400 mA total sink handles multiple concurrent LED loads; DHVQFN24 package withstands vibration and thermal cycling in gaming floor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar remote I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8575DT,118 | No interrupt output; identical pinout and I²C protocol but lacks INT pin and associated edge-detection logic. | Suitable only where polling-based I/O monitoring is acceptable; cannot support low-latency event notification. | Select when interrupt functionality is unnecessary and cost reduction is prioritized over real-time responsiveness. |
| PCA9555PW,118 | Includes programmable polarity inversion and configurable pull-ups; INT output clears after full 16-bit read (not byte-wise). | Better suited for systems requiring flexible input conditioning or legacy PCF8575 interrupt timing behavior. | Choose when advanced configuration features or PCF8575-compatible INT timing is required, accepting larger TSSOP24 footprint. |
Compared with PCF8575DT,118, PCA8575BQ,118 adds critical interrupt capability for event-driven architectures; versus PCA9555PW,118, it offers simpler timing behavior and smaller DHVQFN24 package but omits polarity control and internal pull-ups.
Availability
PCA8575BQ,118 is available at Aetrix Electronics and suitable for industrial PLCs, server management subsystems, and medical equipment requiring stable component supply, extended temperature operation, and compact surface-mount packaging.
Supply support for PCA8575BQ,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PCA8575BQ,118 belongs to NXP's I²C-compatible remote I/O expander product line, designed specifically to extend microcontroller GPIO resources in space-constrained, noise-immune industrial and computing systems.
FAQ
What is the primary function of the PCA8575BQ,118 in an embedded system?
The PCA8575BQ,118 serves as a 16-bit remote I/O expander that connects to a microcontroller via I²C bus, adding GPIO capability without consuming native MCU pins. It provides quasi-bidirectional ports, interrupt signaling via the INT pin, and direct LED drive capability. The PCA8575BQ,118 is commonly used in industrial controls, servers, and medical devices where board space and interrupt latency are critical constraints.
How does the interrupt behavior of the PCA8575BQ,118 differ from the PCF8575?
The PCA8575BQ,118 clears its INT output byte-wise: reading Port 0 (P00–P07) clears interrupts associated with those pins, while reading Port 1 (P10–P17) clears interrupts for that port. In contrast, the PCF8575 clears INT only after both bytes are read. This difference means the PCA8575BQ,118 enables finer-grained event handling but requires careful sequencing in firmware to avoid premature INT deassertion. The PCA8575BQ,118 remains software-compatible otherwise.
Can the PCA8575BQ,118 drive LEDs directly, and what are the current limits?
Yes, the PCA8575BQ,118 can drive LEDs directly with up to 25 mA sink current per I/O pin (P00–P07, P10–P17) and a total package sink limit of 400 mA. Each pin's VOL is specified at 0.5 V when sinking 25 mA at VDD = 4.5 V, ensuring sufficient voltage margin for standard LEDs. The PCA8575BQ,118 also includes transient boosted pull-up current (Itrt(pu)) for fast rising edges, improving LED turn-off response.
What package type is used for the PCA8575BQ,118, and why is the exposed pad important?
The PCA8575BQ,118 uses the DHVQFN24 package (SOT815-1), measuring 3.5 × 5.5 × 0.85 mm with 24 terminals and an exposed center pad. That pad must be soldered to a PCB thermal pad connected to ground - it serves as both a thermal conduction path (critical for dissipating heat during 400 mA sink operation) and an electrical ground reference. Omitting this connection risks thermal overload and unstable operation of the PCA8575BQ,118.
Does the PCA8575BQ,118 require external pull-up resistors on SDA and SCL lines?
Yes, the PCA8575BQ,118 requires external pull-up resistors on both SDA and SCL lines, as its I²C interface uses open-drain outputs. The datasheet specifies no internal pull-ups on these pins. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and speed; for 400 kHz Fast Mode operation with ≤400 pF total bus capacitance, 4.7 kΩ is commonly used. These resistors ensure proper logic HIGH levels and meet I²C rise time specifications.
PCA8575BQ,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 100µA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-DHVQFN (5.5x3.5)
PCA8575BQ,118 FAQ
1.How can I place an order for PCA8575BQ,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA8575BQ,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA8575BQ,118 reliable?
The price and inventory of PCA8575BQ,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA8575BQ,118 is usually 5 days.
3.What payment methods are accepted for PCA8575BQ,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA8575BQ,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA8575BQ,118?
PCA8575BQ,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA8575BQ,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA8575BQ,118?
For technical support, including PCA8575BQ,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA8575BQ,118 requirements.
6.How does Aetrix verify that PCA8575BQ,118 is sourced from the original manufacturer or authorized distributors?
All PCA8575BQ,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA8575BQ,118 meets industry standards.
7.What is the process for return or replacement of PCA8575BQ,118?
All PCA8575BQ,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA8575BQ,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA8575BQ,118 part is unused and in its original packaging.
Return procedure for PCA8575BQ,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA8575BQ,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

