NXP Semiconductors PCA9502BS,151
- Part No.:
- PCA9502BS,151
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
PCA9502BS,151.pdf
- Description:
- IC XPNDR 400KHZ I2C SPI 24HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,458
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9502BS,151 from NXP Semiconductors is an 8-bit I/O expander supporting selectable I²C-bus or SPI host interface, operating at 2.5 V or 3.3 V, with industrial temperature range (−40 °C to +85 °C), software reset capability, and 16 hardware-selectable slave addresses. It serves as a programmable GPIO extension for microcontroller-limited systems in portable battery-powered devices.
For engineers reviewing the PCA9502BS,151 datasheet, PCA9502BS,151 pinout, PCA9502BS,151 application, or PCA9502BS,151 equivalent, key selection criteria include dual-interface flexibility (I²C Fast-mode up to 400 kbit/s or SPI Mode 0 up to 15 Mbit/s), HVQFN24 package footprint constraints, interrupt-driven GPIO change detection, and register-level control of I/O direction, state, and latching behavior.
Technical Context
The PCA9502BS,151 implements a dual-mode serial interface controlled by the dedicated I2C/SPI pin: logic HIGH selects I²C-bus (open-drain SDA, noise-filtered SCL, Fast-mode compliant), while logic LOW enables SPI (Mode 0, 3-state SO, Schmitt-trigger CS/A0 and SI/A1). Internal register mapping includes IODir (0x0A), IOState (0x0B), IOIntEna (0x0C), and IOControl (0x0E) with software reset (SReset bit) and input latching (IOLatch bit).
GPIO pins (GPIO0–GPIO7) are fully programmable as inputs or outputs via IODir; interrupt generation on input state change is configurable per-pin in IOIntEna and supports both edge-triggered (non-latched) and level-captured (latched) modes. IRQ is open-drain, requires external pull-up (1 kΩ @ 3.3 V or 1.5 kΩ @ 2.5 V), and asserts active LOW upon enabled event.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I/O Count | 8 bidirectional GPIO pins (GPIO0–GPIO7), individually configurable as input or output |
| Interface Options | Selectable I²C-bus (Fast-mode, 400 kbit/s max) or SPI (Mode 0, 15 Mbit/s max); single pin (I2C/SPI) determines mode |
| Supply Voltage | 2.5 V ±0.2 V or 3.3 V ±0.3 V; supports dual-voltage system integration |
| Operating Temperature | −40 °C to +85 °C; qualified for industrial environments |
| Interrupt Capability | Configurable per-GPIO interrupt enable (IOIntEna register); IRQ output is open-drain, active LOW |
| Slave Addressing | 16 hardware-selectable I²C addresses via A0/A1 pins (0x90–0xAE); no address conflict in multi-device buses |
| Reset Methods | Hardware reset (RESET pin, active LOW), Power-On Reset (POR), and software reset (SReset bit in IOControl) |
Pinout & Package
HVQFN24 package (SOT616-3): 4 mm × 4 mm × 0.85 mm body, thermal-enhanced, leadless, with exposed center pad requiring PCB ground connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET (1) | Hardware reset input | Active LOW asynchronous reset; initializes all registers and sets GPIOs to high-impedance input state |
| I2C/SPI (4) | Interface mode select | Logic HIGH = I²C mode; logic LOW = SPI mode; determines pin function mapping for CS/A0, SI/A1, SO, SCL/SCLK, SDA |
| CS/A0 (5) | SPI chip select or I²C address bit A0 | In SPI mode: active LOW chip select (Schmitt trigger); in I²C mode: LSB of 7-bit slave address (with A1) |
| SI/A1 (6) | SPI data input or I²C address bit A1 | In SPI mode: serial data input; in I²C mode: MSB of 7-bit slave address (with A0) |
| SO (7) | SPI data output | 3-stateable output in SPI mode; undefined (must be NC) in I²C mode |
| SCL/SCLK (8) | Clock input | In I²C mode: serial clock (SCL) with noise filter; in SPI mode: serial clock (SCLK) for Mode 0 |
| SDA (9) | I²C data I/O or SPI unused | In I²C mode: open-drain bidirectional data line; in SPI mode: must connect to VSS (not used) |
| IRQ (12) | Interrupt output | Open-drain, active LOW; signals GPIO state change when enabled in IOIntEna register |
| GPIO0–GPIO7 (13–16, 18–21) | Programmable I/O pins | Configured as input or output via IODir register; support interrupt-on-change and latched/non-latched read behavior |
| VDD (2,3,11,22,24) | Power supply | Multiple VDD terminals reduce power delivery impedance; accepts 2.5 V or 3.3 V nominal |
| VSS (10,17,23 + center pad) | Ground | Three dedicated VSS pins plus exposed thermal pad-must be connected to PCB ground plane for thermal and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| Dual serial interface selection | Single-pin (I2C/SPI) hardware configuration eliminates firmware dependency for interface choice-enables reuse across I²C- and SPI-based host platforms |
| Software-initiated reset | SReset bit (IOControl register, bit 3) allows full device reset without toggling RESET pin or cycling VDD-critical for recovery in embedded systems with no physical reset access |
| Configurable GPIO interrupt latching | IOLatch bit (IOControl register, bit 0) selects between immediate-clear (non-latched) or persistent (latched) interrupt behavior-supports reliable edge detection in noisy environments |
| 16 I²C slave addresses | A0/A1 pins provide 4 combinations; each supports two R/W variants (0x90/0x91, etc.), enabling up to 16 unique addresses on one bus-reduces need for address translators or multiplexers |
| Thermally enhanced HVQFN24 | 4 mm × 4 mm footprint with exposed center pad delivers low thermal resistance (<40 °C/W junction-to-board)-enables stable operation in space-constrained handheld and battery-powered applications |
Applications
| Factory Automation I/O Expansion | Portable Medical Device Control |
|---|---|
Use Scenario: Adding digital I/O to PLC modules or sensor hubs where MCU GPIOs are exhausted. IC Role / Device Role / Timing Role: I/O expander interfacing via I²C to main controller; provides eight additional interrupt-capable GPIOs for sensor status, relay control, and fault signaling. Use Value: Enables deterministic response to field events (e.g., limit switch activation) via IRQ-driven polling, reducing host CPU overhead and improving real-time responsiveness. |
Use Scenario: Battery-powered glucose meters or pulse oximeters requiring low-power peripheral control and status monitoring. IC Role / Device Role / Timing Role: SPI-configured I/O expander managing display backlight, button scan, LED indicators, and buzzer drive under 3.3 V operation. Use Value: 750 µA typical operating current and software reset allow deep-sleep wake-up sequences without full power cycle-extending battery life in Class II medical devices. |
| Cellular Data Modem Interface | Industrial HMI Panel I/O |
Use Scenario: LTE/5G modem add-on boards needing auxiliary control lines for SIM detection, antenna switching, and signal strength LEDs. IC Role / Device Role / Timing Role: I²C-bus I/O expander (address 0x92) providing isolated GPIOs synchronized to modem's I²C clock domain. Use Value: Hardware-selectable address prevents bus collision with other peripherals (e.g., PMIC, RTC); noise-filtered SCL/SDA ensures robust communication in RF-noisy enclosures. |
Use Scenario: Touchscreen HMI panels requiring GPIO expansion for encoder inputs, emergency stop monitoring, and CAN transceiver control signals. IC Role / Device Role / Timing Role: Dual-mode expander configured as SPI slave for high-speed command/response (e.g., LED brightness updates) and I²C for low-bandwidth status reads. Use Value: Single-component solution eliminates need for separate I²C and SPI expanders-reducing BOM count, PCB area, and qualification effort in safety-critical industrial UIs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9555D,118 | 16-bit I/O, I²C-only interface, no SPI mode, larger TSSOP24 package (6.2 mm × 7.9 mm) | Lacks interface flexibility and compact HVQFN24 footprint; higher pin count increases routing complexity | Choose when 16 GPIOs are required and SPI compatibility is unnecessary; avoid if board space or dual-interface support is critical |
| MCP23017-E/SP | 16-bit I/O, I²C-only, integrated pull-ups, wider voltage range (1.8–5.5 V), DIP28 package | No SPI option; DIP28 incompatible with automated SMT assembly; lacks software reset and input latching control | Select for through-hole prototyping or 1.8 V logic systems; not suitable for space-constrained production designs requiring SPI or advanced interrupt handling |
Compared with PCA9502BS,151, the PCA9555D,118 offers double the I/O count but sacrifices interface flexibility and board-area efficiency, while the MCP23017-E/SP supports broader voltage operation yet lacks SPI, software reset, and latching-making PCA9502BS,151 optimal for compact, dual-protocol, interrupt-sensitive embedded expansions.
Availability
PCA9502BS,151 is available at Aetrix Electronics and suitable for factory automation, portable medical devices, and cellular data modems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for PCA9502BS,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 50 years of analog and mixed-signal design heritage.
The PCA9502 product line targets resource-constrained embedded systems needing flexible, low-power I/O expansion-designed specifically for hand-held, battery-operated, and industrial control applications where board space and interface adaptability are critical.
FAQ
What interface protocols does the PCA9502BS,151 support?
The PCA9502BS,151 supports two mutually exclusive serial interfaces selected by the I2C/SPI pin: I²C-bus (Fast-mode, up to 400 kbit/s) or SPI (Mode 0, up to 15 Mbit/s). It operates only as a slave in both modes. The interface selection is hardware-configured at power-up and cannot be changed dynamically during operation without resetting the device. This dual-mode capability allows the same PCA9502BS,151 to integrate into either I²C- or SPI-based host systems without redesign.
How many GPIO pins does the PCA9502BS,151 provide, and how are they configured?
The PCA9502BS,151 provides eight bidirectional GPIO pins (GPIO0 through GPIO7), each independently configurable as input or output via the IODir register (address 0x0A). Writing '1' to a bit sets the corresponding pin as output; writing '0' configures it as input. Input pins support interrupt-on-change (enabled per-pin in IOIntEna register), and output pins reflect values written to the IOState register (0x0B). All GPIOs tolerate 5.5 V when VDD is present, enabling safe level-shifting in mixed-voltage systems.
Does the PCA9502BS,151 support software reset, and how is it triggered?
Yes, the PCA9502BS,151 supports software reset via the SReset bit (bit 3) in the IOControl register (0x0E). Writing '1' to this bit initiates an immediate internal reset that clears all configuration registers (IODir, IOIntEna, IOControl) to their default states and sets all GPIOs to high-impedance inputs. The SReset bit automatically clears to '0' after reset completion. This feature enables full functional recovery without toggling the hardware RESET pin or cycling VDD-essential for unattended embedded systems.
What is the purpose of the IRQ pin on the PCA9502BS,151, and how is it used?
The IRQ pin on the PCA9502BS,151 is an open-drain, active LOW interrupt output that signals changes on enabled GPIO input pins. It asserts when any GPIO configured as input (via IODir) and enabled for interrupts (via IOIntEna) transitions state. An external pull-up resistor (1 kΩ for 3.3 V, 1.5 kΩ for 2.5 V) is required. Reading the IOState register clears the interrupt condition unless IOLatch is enabled. This enables efficient event-driven host polling instead of continuous GPIO scanning.
What package type and thermal considerations apply to the PCA9502BS,151?
The PCA9502BS,151 uses the HVQFN24 package (SOT616-3): 4 mm × 4 mm × 0.85 mm body with an exposed metal center pad. This pad must be soldered to a PCB ground plane for effective thermal dissipation and EMI suppression. With typical supply current of 750 µA and maximum power dissipation of 300 mW, the thermal design ensures reliable operation in ambient temperatures from −40 °C to +85 °C-critical for handheld and industrial deployments where airflow is limited.
PCA9502BS,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C, SPI
- Interrupt Output:
- No
- Features:
- -
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- -
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-HVQFN (4x4)
PCA9502BS,151 FAQ
1.How can I place an order for PCA9502BS,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9502BS,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9502BS,151 reliable?
The price and inventory of PCA9502BS,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9502BS,151 is usually 5 days.
3.What payment methods are accepted for PCA9502BS,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9502BS,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9502BS,151?
PCA9502BS,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9502BS,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9502BS,151?
For technical support, including PCA9502BS,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9502BS,151 requirements.
6.How does Aetrix verify that PCA9502BS,151 is sourced from the original manufacturer or authorized distributors?
All PCA9502BS,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9502BS,151 meets industry standards.
7.What is the process for return or replacement of PCA9502BS,151?
All PCA9502BS,151 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9502BS,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9502BS,151 part is unused and in its original packaging.
Return procedure for PCA9502BS,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9502BS,151 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

