Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

NXP Semiconductors PCA9505DGG,112

Part No.:
PCA9505DGG,112
Manufacturer:
NXP Semiconductors
Category:
I/O Expanders
Package:
56-TFSOP (0.240", 6.10mm Width)
Datasheet:
AetrixPCA9505DGG,112.pdf
Description:
IC XPNDR 400KHZ I2C 56TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:3,391

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

PCA9505DGG,112 from NXP Semiconductors is a 40-bit I²C-bus I/O port expander organized in five 8-bit banks, featuring 100 kΩ internal pull-up resistors on all I/Os, totem-pole outputs (10 mA source / 15 mA sink), and active-low RESET, OE, and INT pins. It operates from 2.3 V to 5.5 V with 5.5 V tolerant I/Os and supports standard (100 kHz) and fast-mode (400 kHz) I²C communication. It is used for LED driving, industrial I/O expansion, and system monitoring in server and PLC applications.

For engineers reviewing the PCA9505DGG,112 datasheet, PCA9505DGG,112 pinout, PCA9505DGG,112 application, or PCA9505DGG,112 equivalent, this page delivers verified functional architecture, bank-organized register mapping, interrupt masking capability, polarity inversion, and live-insertion support - all confirmed for the TSSOP56-packaged PCA9505 variant.

Technical Context

The PCA9505DGG,112 implements a 5-bank × 8-bit I/O architecture with independent configuration, polarity inversion, and interrupt mask registers per bank. Its I²C interface uses auto-increment addressing (AI bit in Command register) to enable sequential access across input, output, polarity, configuration, and mask registers.

Each I/O defaults to high-impedance input at power-up or RESET; direction is set via IOCx registers, logic state read via IPx registers (with optional inversion via PIx), and output drive enabled only when OE is low and IOCx[y] = 0. Interrupt generation is edge-triggered on unmasked input transitions and cleared only by reading the corresponding IPx register.

Key Specifications

Parameter Value and Actual Design Meaning
I²C Speed Modes Standard mode (100 kHz) and Fast mode (400 kHz) - enables compatibility with legacy and high-speed controllers without protocol translation.
Supply Voltage Range 2.3 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V systems while maintaining 5.5 V I/O tolerance.
Output Drive Capability 10 mA source / 15 mA sink per pin, 600 mA total package load - allows direct driving of up to 40 LEDs without external drivers.
Internal Pull-ups 100 kΩ on all 40 I/Os - eliminates need for external biasing in open-drain or switch-sense applications.
Interrupt Logic Open-drain active-low INT pin asserted on unmasked input state change - enables efficient polling-free event detection in host firmware.
Reset Behavior Power-on reset and active-low hardware RESET initialize all 40 I/Os as inputs with IOCx = 0xFF and MSKx = 0xFF - ensures safe default state during boot or fault recovery.
Temperature Range −40 °C to +85 °C - qualified for industrial and embedded environments including servers and medical equipment.

Pinout & Package

TSSOP56 package (SOT364-1), 6.1 mm body width, 56-pin plastic thin shrink small outline package with exposed thermal pad not present - requires standard PCB land pattern per NXP SOT364-1 mechanical drawing.

Pin/Terminal Circuit Role Design Meaning
SDA (Pin 1) I²C serial data line Open-drain bidirectional interface requiring external pull-up; supports multi-master arbitration and clock stretching.
SCL (Pin 2) I²C serial clock line Input-only clock signal; synchronizes all register reads/writes and ACK timing per I²C specification.
IO0_0 to IO4_7 (Pins 3–12, 13–21, 22–26, 31–33, 35–36, 37–44, 45–49, 50, 52–54) Configurable I/O bank pins (5 × 8) Each pin independently set as input or output via IOCx register; supports polarity inversion (PIx) and interrupt masking (MSKx).
RESET (Pin 56) Active-low hardware reset Asynchronous reset that forces all registers and I/O states to power-up defaults regardless of I²C activity.
OE (Pin 30) Active-low output enable 3-states all output-configured pins simultaneously; supports PWM dimming of LEDs when driven with >80 Hz signal.
INT (Pin 55) Active-low open-drain interrupt Asserted when any unmasked input changes state; cleared only by reading the corresponding Input Port register (IPx).
A0–A2 (Pins 27–29) I²C slave address select Set one of eight possible 7-bit addresses (0x20–0x27); tied to VDD/VSS to configure bus topology with up to 8 devices.
VDD (Pins 18, 46) Positive supply 2.3 V–5.5 V main power rail; powers internal logic, I/O buffers, and pull-up resistors.
VSS (Pins 6, 11, 23, 34, 39, 51) Ground reference Common return path for all digital and I/O circuitry; six dedicated ground pins minimize noise coupling and improve EMI performance.

Key Features

Feature Design Value
Bank-organized 40-bit I/O with per-bank control Five independent 8-bit banks allow modular firmware design, selective register access, and localized interrupt handling without global bus contention.
Integrated 100 kΩ pull-up resistors on all I/Os Eliminates 40 external resistors in switch-sense, button, or open-drain monitoring applications - reduces BOM count and board area.
Programmable interrupt masking per I/O MSKx registers disable interrupt generation for specific inputs, enabling selective event detection and reducing host CPU wakeups.
Polarity inversion per I/O bit PIx registers invert read-back logic levels from IPx registers - simplifies firmware handling of active-low sensors or switches.
Live insertion support (IOFF, power-up 3-state, 50 ns filter) Prevents backfeed current, bus contention, and glitch-induced corruption during hot-plug operations in modular server or telecom systems.

Applications

Server Management Industrial PLC I/O Expansion

Use Scenario: Monitoring chassis status (fan RPM, temperature, power supply OK) and controlling front-panel LEDs in rack-mounted servers.

IC Role / Device Role / Timing Role: I²C slave providing 40 configurable GPIOs for sensor readback and LED drive, with interrupt-driven event reporting via INT pin.

Use Value: Reduces host microcontroller GPIO burden and eliminates discrete level shifters or buffer ICs due to 5.5 V tolerant I/Os and integrated pull-ups.

Use Scenario: Adding digital input/output points to programmable logic controllers for machine control, safety interlocks, and HMI feedback.

IC Role / Device Role / Timing Role: Remote I/O node connected via I²C to main controller, supporting masked interrupts for critical alarm inputs and PWM dimming for status indicators.

Use Value: Enables deterministic response to field events using interrupt masking and polarity inversion - avoids polling overhead and misreads from active-low sensors.

Medical Equipment Panel Control RAID System Status Monitoring

Use Scenario: Reading pushbutton inputs and driving indicator LEDs on diagnostic imaging device operator panels.

IC Role / Device Role / Timing Role: Local I/O hub managing 40 panel signals with hardware RESET for fail-safe recovery and OE-controlled LED brightness.

Use Value: Ensures reliable human interface operation across −40 °C to +85 °C with ESD protection (>2000 V HBM) and robust noise filtering.

Use Scenario: Monitoring drive presence, activity, fault, and rebuild status across multiple disk bays in enterprise storage arrays.

IC Role / Device Role / Timing Role: Dedicated I/O expander per RAID enclosure, using bank-aligned registers to group bay-specific signals and INT to signal drive events.

Use Value: Supports hot-swap drive replacement with live insertion features and eliminates need for additional I²C address decoding logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar I²C I/O port expansion applications.

Alternative Part Technical Difference Application Difference Selection Advice
PCA9506DGG,112 Lacks internal 100 kΩ pull-up resistors on I/Os; otherwise identical pinout, register map, and timing. Better suited for low-power output-driving applications or where external pull-ups are preferred for voltage-level flexibility. Select PCA9506DGG,112 when minimizing quiescent current in output mode or when interfacing with mixed-voltage systems requiring custom pull-up values.
TCA9535PWR 24-bit I/O, no internal pull-ups, lower drive strength (25 mA sink), different register layout and interrupt behavior. Targeted at space-constrained designs needing fewer I/Os; lacks bank organization and polarity inversion per bit. Choose TCA9535PWR only for cost-sensitive, lower-I/O-count applications where PCA9505DGG,112's 40-bit capacity and advanced interrupt management are unnecessary.

Compared with PCA9506DGG,112, the PCA9505DGG,112 saves external components via integrated pull-ups but consumes slightly more standby current; versus TCA9535PWR, it offers double the I/O count, true bank-level interrupt masking, and higher drive capability - making it optimal for complex industrial and server I/O expansion.

Availability

PCA9505DGG,112 is available at Aetrix Electronics and suitable for server management, industrial PLC I/O expansion, medical equipment panel control, and RAID system status monitoring requiring stable component supply and long-term industrial-grade availability.

Supply support for PCA9505DGG,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in I²C peripheral IP and robust mixed-signal design.

The PCA9505/06 product line was designed specifically for high-reliability I²C-based I/O expansion in industrial and computing infrastructure, emphasizing live insertion, ESD resilience, and flexible interrupt management.

FAQ

What is the function of the OE pin on the PCA9505DGG,112?

The OE (Output Enable) pin on the PCA9505DGG,112 is an active-low input that simultaneously 3-states all I/Os configured as outputs. When OE is low, output logic states from OPx registers are driven onto the pins; when high, those outputs enter high-impedance mode. This enables LED blinking via OPx writes and brightness control via PWM applied to OE at >80 Hz - a key feature leveraged in the PCA9505DGG,112 for dynamic indicator management without external drivers.

How does the PCA9505DGG,112 handle interrupt generation and clearing?

The PCA9505DGG,112 asserts its open-drain INT pin low when any unmasked input pin changes state. The interrupt remains active until the corresponding Input Port register (IPx) containing the changed bit(s) is read - reading IP0 clears interrupts from bank 0 only, not others. This precise clearing mechanism prevents missed events in multi-bank monitoring and is a defining behavior of the PCA9505DGG,112's interrupt architecture.

Does the PCA9505DGG,112 support hot-plug or live insertion?

Yes, the PCA9505DGG,112 is explicitly designed for live insertion with three key features: IOFF circuitry that disables outputs during power-down to prevent back-current, power-up 3-state behavior that holds outputs high-impedance until initialization completes, and a 50 ns input noise filter that rejects insertion transients. These capabilities ensure the PCA9505DGG,112 can be safely inserted into an active I²C bus without disrupting communication or damaging connected devices.

What is the difference between PCA9505DGG,112 and PCA9506DGG,112?

The PCA9505DGG,112 integrates 100 kΩ pull-up resistors on all 40 I/Os, while the PCA9506DGG,112 omits them to reduce power consumption in output mode or when driven by push-pull sources. Both share identical pinout, register map, timing, and TSSOP56 packaging. This makes the PCA9505DGG,112 ideal for switch-sense or open-drain applications where external resistors would otherwise be required - a distinction clearly defined in NXP's official documentation for the PCA9505DGG,112.

Can the PCA9505DGG,112 drive LEDs directly?

Yes, the PCA9505DGG,112 can directly drive up to 40 LEDs: each totem-pole output sources 10 mA and sinks 15 mA, with a total package current limit of 600 mA. Its 100 kΩ internal pull-ups further simplify LED anode/cathode configurations, and the OE pin supports PWM dimming at frequencies above 80 Hz. This LED-driving capability is a specified design feature of the PCA9505DGG,112 and is validated across its full industrial temperature range.

PCA9505DGG,112 Specifications

Product attributes
Attribute value
Manufacturer:
NXP Semiconductors
Series:
-
Package/Case:
56-TFSOP (0.240", 6.10mm Width)
Packaging:
Tube
Product Status:
Obsolete
Programmable:
Not Verified
Number of I/O:
40
Interface:
I2C
Interrupt Output:
Yes
Features:
POR
Output Type:
Push-Pull
Current - Output Source/Sink:
100µA, 25mA
Clock Frequency:
400 kHz
Voltage - Supply:
2.3V ~ 5.5V
Operating Temperature:
-40°C ~ 85°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
56-TSSOP

PCA9505DGG,112 FAQ

1.How can I place an order for PCA9505DGG,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for PCA9505DGG,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PCA9505DGG,112 reliable?

The price and inventory of PCA9505DGG,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9505DGG,112 is usually 5 days.

3.What payment methods are accepted for PCA9505DGG,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9505DGG,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PCA9505DGG,112?

PCA9505DGG,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PCA9505DGG,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PCA9505DGG,112?

For technical support, including PCA9505DGG,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9505DGG,112 requirements.

6.How does Aetrix verify that PCA9505DGG,112 is sourced from the original manufacturer or authorized distributors?

All PCA9505DGG,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9505DGG,112 meets industry standards.

7.What is the process for return or replacement of PCA9505DGG,112?

All PCA9505DGG,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9505DGG,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PCA9505DGG,112 part is unused and in its original packaging.

Return procedure for PCA9505DGG,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

PCA9505DGG,112 Tags

  • PCA9505DGG,112
  • PCA9505DGG,112 PDF
  • PCA9505DGG,112 Datasheet
  • PCA9505DGG,112 Specifications
  • PCA9505DGG,112 Images
  • NXP Semiconductors
  • NXP Semiconductors PCA9505DGG,112
  • Buy PCA9505DGG,112
  • PCA9505DGG,112 Price
  • PCA9505DGG,112 Distributor
  • PCA9505DGG,112 Supplier
  • PCA9505DGG,112 Wholesale
Related Products
TCA6408ARSVR
TCA6408ARSVR

Texas Instruments

TCA9535RTWR
TCA9535RTWR

Texas Instruments

FXL6408UMX
FXL6408UMX

onsemi

PCF8574ADWR
PCF8574ADWR

Texas Instruments

PCF8574APWR
PCF8574APWR

Texas Instruments

TCA9555PWR
TCA9555PWR

Texas Instruments

TCA9554PWR
TCA9554PWR

Texas Instruments

TCA9554APWR
TCA9554APWR

Texas Instruments

TCA9539PWR
TCA9539PWR

Texas Instruments

TCA9534PWR
TCA9534PWR

Texas Instruments

TCA9555RTWR
TCA9555RTWR

Texas Instruments

TCA9535PWR
TCA9535PWR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER