NXP Semiconductors PCA9505DGG,118
- Part No.:
- PCA9505DGG,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
PCA9505DGG,118.pdf
- Description:
- IC XPNDR 400KHZ I2C 56TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,118
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9505DGG,118 from NXP Semiconductors is a 40-bit I²C-bus I/O port expander with integrated 100 kΩ pull-up resistors on all I/Os, RESET and OE control inputs, and open-drain INT output. It operates from 2.3 V to 5.5 V, sources 10 mA/sinks 15 mA per output, and supports standard (100 kHz) and fast-mode (400 kHz) I²C communication. It is used in industrial control systems for LED driving, GPIO expansion, and interrupt-driven input monitoring.
For engineers reviewing the PCA9505DGG,118 datasheet, PCA9505DGG,118 pinout, PCA9505DGG,118 application, or PCA9505DGG,118 equivalent, key selection criteria include internal pull-up presence, TSSOP56 package compatibility, 40-bit banked I/O configurability, active-low reset/interrupt/enable signaling, and -40 °C to +85 °C industrial temperature rating.
Technical Context
The PCA9505DGG,118 implements five 8-bit I/O banks (IO0_0–IO4_7), each individually configurable as input or output via IOC registers. Its I²C interface uses auto-increment command addressing to sequentially access Input Port (IP), Output Port (OP), Polarity Inversion (PI), I/O Configuration (IOC), and Mask Interrupt (MSK) registers across all banks.
It features hardware-level interrupt generation triggered by unmasked input state changes, edge-sensitive OE control enabling PWM-based LED dimming (>80 Hz), and Power-On Reset plus active-low RESET pin initialization. All 40 I/Os default to high-impedance inputs at power-up, with internal 100 kΩ pull-ups distinguishing it from the PCA9506 variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Speed Modes | Standard mode (100 kHz) and Fast mode (400 kHz) - enables interoperability with legacy and high-speed controllers without clock stretching. |
| Supply Voltage Range | 2.3 V to 5.5 V - supports direct integration into 3.3 V and 5 V logic domains with 5.5 V tolerant I/Os. |
| Output Drive Strength | 10 mA source / 15 mA sink per pin - sufficient to directly drive LEDs or interface with TTL/CMOS loads without external buffers. |
| Internal Pull-ups | 100 kΩ on all 40 I/O pins - eliminates need for external pull-up resistors on I²C bus and I/O lines, reducing BOM count and board space. |
| Interrupt Logic | Open-drain active-low INT - allows wired-AND connection of multiple expanders and direct interfacing with microcontroller interrupt inputs. |
| Reset Behavior | Active-low RESET pin + internal POR - ensures deterministic initialization of all registers and I/O states during power cycling or system fault recovery. |
| Temperature Range | -40 °C to +85 °C - qualified for industrial environments including PLCs, servers, and medical equipment. |
Pinout & Package
TSSOP56 package (SOT364-1), 6.1 mm body width, 0.5 mm pitch, 56-pin plastic thin shrink small outline package. Pin 1 index located at top-left corner; exposed pad not present (unlike HVQFN variant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA (Pin 1) | I²C serial data line | Open-drain bidirectional interface requiring external pull-up; supports multi-master arbitration and clock stretching. |
| SCL (Pin 2) | I²C serial clock line | Input-only clock signal synchronized to master; determines maximum data rate (100/400 kHz). |
| IO0_0 to IO4_7 (Pins 3–54, excluding power/control) | Configurable I/O bank terminals | 40 total pins grouped in five 8-bit banks; each pin independently set as input/output via IOC registers. |
| VDD (Pins 18, 46) | Power supply | Primary 2.3–5.5 V supply rail; dual connections reduce IR drop and improve noise immunity. |
| VSS (Pins 6, 11, 23, 34, 39, 51) | Ground reference | Six ground pins distributed across package to minimize ground bounce and ensure stable I/O switching. |
| A0–A2 (Pins 27–29) | I²C address select inputs | Three binary inputs setting one of eight possible slave addresses (0x20–0x27); no internal pull-ups. |
| OE (Pin 30) | Active-low output enable | 3-states all configured outputs simultaneously; supports PWM dimming of LEDs when driven with >80 Hz signal. |
| INT (Pin 55) | Active-low interrupt output | Open-drain output asserted when unmasked input pin changes state; cleared only by reading corresponding IP register. |
| RESET (Pin 56) | Active-low hardware reset | Asynchronous reset forcing all registers and I/Os to power-up defaults; minimum pulse width 100 ns. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 100 kΩ pull-ups on all 40 I/Os | Reduces external component count and PCB footprint; eliminates risk of missing or mismatched pull-ups in dense designs. |
| Banked 5 × 8-bit I/O architecture | Enables modular configuration and register access - e.g., OP0–OP4 can be written sequentially using auto-increment mode. |
| Polarity inversion per I/O bit | Allows software-level signal inversion without hardware redesign - useful for matching legacy input polarity or simplifying firmware logic. |
| Per-pin interrupt masking | Prevents spurious interrupts from non-critical inputs (e.g., status indicators), reducing CPU overhead and ISR complexity. |
| Live insertion support (IOFF, power-up 3-state) | Enables hot-swap capability in backplane or modular systems without disrupting bus operation or damaging connected devices. |
Applications
| Industrial PLC I/O Expansion | Server Front-Panel Control |
|---|---|
Use Scenario: Adding digital input/output capability to programmable logic controllers for sensor interfacing and actuator control. IC Role / Device Role / Timing Role: I²C slave device providing 40 configurable GPIOs with interrupt-driven input change detection and hardware reset coordination. Use Value: Reduces microcontroller GPIO burden while enabling scalable, isolated I/O expansion with deterministic reset behavior and industrial-grade temperature tolerance. |
Use Scenario: Managing LEDs, pushbuttons, and status indicators on server chassis front panels. IC Role / Device Role / Timing Role: I/O expander with built-in 100 kΩ pull-ups and OE-controlled PWM dimming for LED brightness adjustment. Use Value: Eliminates external pull-up resistors and discrete LED drivers; OE pin enables flicker-free dimming at >80 Hz without MCU timer resource usage. |
| Medical Equipment Status Monitoring | RAID System Fan & Sensor Interface |
Use Scenario: Monitoring door interlocks, emergency stop signals, and diagnostic switches in safety-critical medical devices. IC Role / Device Role / Timing Role: Fault-tolerant input monitor with masked interrupt capability and POR/RESET synchronization to system power sequencing. Use Value: Ensures reliable input sampling even during brown-out conditions; interrupt masking prevents false triggers from non-safety-critical inputs. |
Use Scenario: Controlling cooling fans and reading thermal sensors in redundant array storage enclosures. IC Role / Device Role / Timing Role: Dual-role I/O hub managing fan speed (via PWM on OE) and sensor status (via interrupt-enabled inputs). Use Value: Combines fan control and sensor polling in single device; INT pin alerts host immediately on overtemperature events without polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C I/O port expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9505DGGY | Same die and functionality; dry-pack packaging (moisture-sensitive level 3) vs. non-dry pack in PCA9505DGG,118. | Preferred for automated SMT assembly with extended floor life requirements; identical electrical and thermal specs. | Select PCA9505DGGY for production runs requiring JEDEC-compliant dry packing and longer shelf life before reflow. |
| PCA9506DGG,518 | No internal pull-up resistors on I/Os; otherwise pin-compatible and functionally identical in register map and timing. | Better suited for low-power applications where I/Os are actively driven or externally pulled, avoiding 40 × 100 kΩ leakage current. | Choose PCA9506DGG,518 when external pull-ups are already present or when minimizing quiescent current is critical. |
Compared with PCA9505DGG,118, PCA9505DGGY offers identical functionality with enhanced moisture protection for SMT handling, while PCA9506DGG,518 removes internal pull-ups to reduce static current - making it preferable in power-constrained or externally biased systems.
Availability
PCA9505DGG,118 is available at Aetrix Electronics and suitable for industrial control, server management, and medical instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PCA9505DGG,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in I²C, SPI, and mixed-signal interface ICs.
The PCA9505 belongs to NXP's I/O port expander product line, designed specifically for robust, low-pin-count I²C-based GPIO expansion in space-constrained industrial and computing systems.
FAQ
What is the primary function of the PCA9505DGG,118 in an I²C system?
The PCA9505DGG,118 serves as a 40-bit I²C-bus I/O port expander that adds configurable digital inputs and outputs to microcontrollers with limited GPIO resources. It communicates via standard or fast-mode I²C, supports interrupt-driven input monitoring, and integrates 100 kΩ pull-up resistors on all I/Os - eliminating external components. Its role is to extend system I/O capability while maintaining bus efficiency and deterministic reset behavior.
Does the PCA9505DGG,118 require external pull-up resistors on its I²C bus lines?
Yes, the PCA9505DGG,118 requires external pull-up resistors on the SDA and SCL lines - the internal 100 kΩ pull-ups apply only to the 40 I/O pins (IO0_0 through IO4_7), not the I²C bus itself. Per I²C specification, SDA and SCL must be pulled up to VDD with values typically between 1.8 kΩ and 10 kΩ depending on bus capacitance and speed mode.
How does the interrupt (INT) pin of the PCA9505DGG,118 behave during input state changes?
The INT pin of the PCA9505DGG,118 is an open-drain active-low output that asserts when any unmasked input pin changes state. It remains asserted until the corresponding Input Port register (e.g., IP0 for IO0_x) is read - reading clears the interrupt condition. If multiple banks change simultaneously, all relevant IP registers must be read to deassert INT, ensuring precise event tracking without missed interrupts.
Can the PCA9505DGG,118 drive LEDs directly, and what are the current limits?
Yes, the PCA9505DGG,118 can drive LEDs directly: each totem-pole output sources up to 10 mA or sinks up to 15 mA at 5 V, with a total package current limit of 600 mA. This allows simultaneous driving of all 40 I/Os as LED anode/cathode controls. For optimal reliability, derate per-pin current under thermal constraints and verify voltage drop across series resistors for desired brightness.
What is the difference between PCA9505DGG,118 and PCA9506DGG,518?
The PCA9505DGG,118 includes 100 kΩ internal pull-up resistors on all 40 I/O pins; the PCA9506DGG,518 omits them to reduce leakage current and power consumption. Both share identical pinout, register map, timing, and TSSOP56 packaging. The PCA9505DGG,118 is preferred when external pull-ups are undesirable; the PCA9506DGG,518 suits low-power or push-pull-driven applications.
PCA9505DGG,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 40
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 10mA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-TSSOP
PCA9505DGG,118 FAQ
1.How can I place an order for PCA9505DGG,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9505DGG,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9505DGG,118 reliable?
The price and inventory of PCA9505DGG,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9505DGG,118 is usually 5 days.
3.What payment methods are accepted for PCA9505DGG,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9505DGG,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9505DGG,118?
PCA9505DGG,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9505DGG,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9505DGG,118?
For technical support, including PCA9505DGG,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9505DGG,118 requirements.
6.How does Aetrix verify that PCA9505DGG,118 is sourced from the original manufacturer or authorized distributors?
All PCA9505DGG,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9505DGG,118 meets industry standards.
7.What is the process for return or replacement of PCA9505DGG,118?
All PCA9505DGG,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9505DGG,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9505DGG,118 part is unused and in its original packaging.
Return procedure for PCA9505DGG,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9505DGG,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

