NXP Semiconductors PCA9536DP,118
- Part No.:
- PCA9536DP,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
PCA9536DP,118.pdf
- Description:
- IC XPNDR 400KHZ I2C SMBUS 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:26,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9536DP,118 from NXP Semiconductors is a 4-bit I²C-bus/SMBus GPIO expander in TSSOP8 package, providing configurable parallel input/output for embedded control interfaces. It operates from 2.3 V to 5.5 V, features 5 V-tolerant I/Os with 100 kΩ internal pull-ups, and supports up to 400 kHz clock frequency. It is used in ACPI power switches, LED drivers, push-button interfaces, and sensor subsystems.
For engineers reviewing the PCA9536DP,118 datasheet, PCA9536DP,118 pinout, PCA9536DP,118 application, or PCA9536DP,118 equivalent, this device delivers deterministic I/O expansion with polarity inversion, noise-filtered I²C interface, and low-standby-current operation across industrial temperature range (−40 °C to +85 °C).
Technical Context
The PCA9536DP,118 implements a register-mapped I²C slave interface with four dedicated 4-bit registers: Input Port (read-only), Output Port (read/write), Polarity Inversion (read/write), and Configuration (read/write). All registers are accessible via fixed I²C address 0x41 (1000001X), with no auto-increment capability - each access requires explicit command byte retransmission.
Its I/O architecture uses CMOS transmission gates controlled by configuration bits; pins default to high-impedance inputs with internal 100 kΩ pull-ups at power-on reset. The device integrates SCL/SDA input noise filters, internal POR circuitry (VPOR = 1.7–2.2 V), and ESD protection exceeding 2000 V HBM, enabling robust operation in noisy industrial bus environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Address | Fixed 7-bit address 0x41 - eliminates address conflict risk but limits single-bus deployment to one unit. |
| Supply Voltage | 2.3 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifters. |
| I/O Tolerance | 5 V tolerant on all I/O pins - allows safe connection to 5 V peripherals even when VDD = 2.3 V. |
| Max Clock Frequency | 400 kHz Fast-mode I²C - supports high-speed peripheral polling and real-time status updates. |
| Standby Current | 0.25–1 µA at VDD = 5.5 V - minimizes quiescent power in battery-backed or always-on systems. |
| ESD Protection | 2000 V HBM, 200 V MM, 1000 V CDM - meets industrial handling requirements without external protection. |
| Operating Temperature | −40 °C to +85 °C - qualified for use in industrial control, automotive body electronics, and networking equipment. |
Pinout & Package
TSSOP8 package (SOT505-1): plastic thin shrink small outline, 8 leads, 3 mm body width, 0.65 mm lead pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IO0 | Configurable I/O port bit 0 | Bi-directional signal path; direction set by Configuration register bit C0; defaults to input with 100 kΩ pull-up. |
| 2 - VDD | Positive supply voltage | Power rail for internal logic and I/O drivers; must be decoupled locally with ≥100 nF ceramic capacitor. |
| 3 - IO1 | Configurable I/O port bit 1 | Same behavior as IO0; independent configuration and polarity inversion possible per bit. |
| 4 - SDA | I²C serial data line | Open-drain bidirectional bus line; requires external pull-up (typically 2.2–10 kΩ to VDD); filtered for noise immunity. |
| 5 - IO2 | Configurable I/O port bit 2 | Supports input sampling or output driving; read value reflects actual pin state only when configured as input. |
| 6 - SCL | I²C serial clock line | Input-only clock line for master-synchronized communication; includes internal noise filter with 50 ns spike suppression. |
| 7 - VSS | Ground reference | Return path for all internal currents; must be connected directly to PCB ground plane with low-inductance trace. |
| 8 - IO3 | Configurable I/O port bit 3 | Final I/O channel; polarity inversion bit N3 enables active-low interpretation of input data without software negation. |
Key Features
| Feature | Design Value |
|---|---|
| Polarity Inversion Register | Per-bit inversion of Input Port register contents - enables direct mapping of active-low sensors or switches without firmware XOR logic. |
| No Glitch on Power-Up | Internal POR holds outputs in high-Z state until VDD exceeds VPOR (1.7–2.2 V) - prevents spurious I/O transitions during power ramp. |
| 5 V-Tolerant I/Os | All four I/O pins tolerate up to 5.5 V regardless of VDD setting - simplifies mixed-voltage system integration and eliminates level-shifter components. |
| Low Standby Current | Sub-µA current draw in standby with I/Os as inputs - extends battery life in portable or energy-harvesting applications. |
| Integrated Input Pull-Ups | 100 kΩ typical internal pull-up resistors on all I/Os - reduces BOM count and PCB area for button/switch interfaces. |
Applications
| ACPI Power Switch Interface | LED Status Indicator Control |
|---|---|
|
Use Scenario: Monitoring mechanical power buttons or lid switches in laptops and embedded PCs to trigger OS-level sleep/wake events. IC Role / Device Role / Timing Role: GPIO expander acting as I²C slave that reports debounced switch state changes to host controller via polled reads. Use Value: Eliminates need for dedicated interrupt-capable MCU pins; leverages existing I²C bus and built-in pull-ups reduce external component count by ≥2 per switch. |
Use Scenario: Driving multiple status LEDs (power, activity, error) in network routers, industrial HMIs, and medical devices. IC Role / Device Role / Timing Role: Output-port-controlled current sink/source node synchronized to host I²C commands for precise on/off timing. Use Value: Enables centralized LED management with software-configurable brightness via PWM dimming on host side; 5 V tolerance allows direct drive of red/green/yellow LEDs. |
| Sensor Subsystem Enable | Fan Speed Monitoring Interface |
|
Use Scenario: Enabling/disabling auxiliary sensor modules (temperature, humidity, motion) based on system load or thermal thresholds. IC Role / Device Role / Timing Role: Digital enable signal generator with configurable polarity, driven by host over I²C to assert enable lines on downstream ICs. Use Value: Reduces standby power consumption of sensor subsystems by >90 %; polarity inversion register allows compatibility with both active-high and active-low enable inputs. |
Use Scenario: Reading tachometer signals from cooling fans in servers, NAS enclosures, and power supplies. IC Role / Device Role / Timing Role: High-impedance input port capturing fan RPM pulses; Input Port register sampled periodically to compute rotation rate. Use Value: Provides isolated, noise-filtered fan monitoring without loading the tach line; internal pull-up ensures valid logic level when fan is stopped or disconnected. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GPIO expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9534APW,118 | 8-bit I/O, same TSSOP8 package, identical voltage range and I²C address scheme; adds interrupt output (INT pin). | Required when host needs hardware interrupt notification of I/O change rather than polling; higher pin count increases routing complexity. | Select PCA9534APW,118 if interrupt-driven responsiveness is critical and additional I/O channels are beneficial. |
| TCA6408APWR | 8-bit expander with 1.65–5.5 V operation, open-drain INT, and enhanced ESD (4000 V HBM); different I²C address (0x20–0x27). | Preferred for ultra-low-voltage systems (1.8 V logic) or where higher ESD robustness is mandated; requires address configuration. | Choose TCA6408APWR for designs requiring wider supply flexibility, higher ESD margin, or multi-device I²C addressing. |
Compared with PCA9536DP,118, the PCA9534APW,118 adds interrupt capability and double the I/O count at identical footprint, while the TCA6408APWR extends voltage range down to 1.65 V and improves HBM rating - both require layout review for INT pin routing or address jumper placement.
Availability
PCA9536DP,118 is available at Aetrix Electronics and suitable for industrial control panels, embedded PC power management, and sensor interface modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PCA9536DP,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PCA9536DP,118 belongs to NXP's I²C-bus I/O expander product line, designed specifically to simplify GPIO expansion in space-constrained, cost-sensitive embedded systems with minimal external components.
FAQ
What is the I²C address of the PCA9536DP,118 and is it configurable?
The PCA9536DP,118 has a fixed 7-bit I²C slave address of 0x41 (1000001X), where the LSB is the R/W bit. This address is hardwired and not configurable via pins or registers - only one PCA9536DP,118 can reside on a given I²C bus segment without address conflict. The PCA9536DP,118 datasheet confirms this in Section 6.4 "Device address" and Figure 6.
Does the PCA9536DP,118 support hot insertion or live bus connection?
The PCA9536DP,118 does not include dedicated hot-swap protection circuitry, but its 5 V-tolerant I/Os and noise-filtered SCL/SDA inputs allow safe connection to an active I²C bus under certain conditions. However, NXP recommends powering the PCA9536DP,118 before asserting SCL/SDA to avoid bus contention. Full hot-plug compliance requires external isolation or bus buffer circuits beyond the PCA9536DP,118 capabilities.
How does the polarity inversion register affect reading switch inputs on the PCA9536DP,118?
The Polarity Inversion register (Register 2) allows individual bits to invert the logic level read from the Input Port register. For example, if a normally-open pushbutton pulls IO0 low when pressed, setting bit N0 = 1 makes the Input Port register report '1' on press - eliminating need for software negation. This behavior is defined in Section 6.1.4 and Table 7 of the PCA9536DP,118 datasheet.
Can the PCA9536DP,118 drive LEDs directly, and what current limits apply?
Yes - the PCA9536DP,118 can source or sink up to ±25 mA per I/O pin (with total device limit of 100 mA), making it suitable for direct LED driving. At VDD = 3.0 V and VOL = 0.7 V, typical sink current is 19 mA (Table 10). Always verify voltage drop and thermal dissipation; for higher brightness or multiple LEDs, external FETs are recommended. This capability is specified in Section 8 "Limiting values" and Table 10 of the PCA9536DP,118 datasheet.
What happens to the I/O pins during power-on reset of the PCA9536DP,118?
During power-on reset, all four I/O pins (IO0–IO3) are placed in high-impedance input mode with internal 100 kΩ pull-up resistors enabled. The device remains in reset until VDD exceeds VPOR (1.7–2.2 V), ensuring glitch-free startup. No output state is asserted until configuration registers are written post-reset - this behavior is documented in Sections 2 ("Features"), 6.2 ("Power-on reset"), and Figure 1 of the PCA9536DP,118 datasheet.
PCA9536DP,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 4
- Interface:
- I2C, SMBus
- Interrupt Output:
- No
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 10mA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
PCA9536DP,118 FAQ
1.How can I place an order for PCA9536DP,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9536DP,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9536DP,118 reliable?
The price and inventory of PCA9536DP,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9536DP,118 is usually 5 days.
3.What payment methods are accepted for PCA9536DP,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9536DP,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9536DP,118?
PCA9536DP,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9536DP,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9536DP,118?
For technical support, including PCA9536DP,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9536DP,118 requirements.
6.How does Aetrix verify that PCA9536DP,118 is sourced from the original manufacturer or authorized distributors?
All PCA9536DP,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9536DP,118 meets industry standards.
7.What is the process for return or replacement of PCA9536DP,118?
All PCA9536DP,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9536DP,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9536DP,118 part is unused and in its original packaging.
Return procedure for PCA9536DP,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9536DP,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

