NXP Semiconductors PCA9540BD,112
- Part No.:
- PCA9540BD,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
PCA9540BD,112.pdf
- Description:
- IC INTERFACE SPECIALIZED 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9540BD,112 from NXP Semiconductors is a 1-of-2 bidirectional I²C-bus translating multiplexer in SO8 package, enabling voltage-level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V buses with 5 V-tolerant I/O pins, 400 kHz max clock frequency, and low 5–31 Ω ON-state resistance. It serves as a channel-selectable bus isolation and level-shifting interface in multi-voltage system management.
For engineers reviewing the PCA9540BD,112 datasheet, PCA9540BD,112 pinout, PCA9540BD,112 application, or PCA9540BD,112 equivalent, key selection criteria include its I²C-controlled channel switching, power-on reset behavior, VDD-dependent voltage clamping capability, standby current of ≤1 µA, and compatibility with SMBus standards in industrial and embedded control systems.
Technical Context
The PCA9540BD,112 implements a dual-channel pass-gate architecture controlled by an 8-bit I²C-accessible register where only bits B2–B0 determine channel selection (000 = no channel, 100 = channel 0, 101 = channel 1). Its internal power-on reset initializes all registers to zero and holds the I²C state machine inactive until VDD exceeds VPOR (1.6–2.1 V), ensuring glitch-free startup.
Voltage translation is achieved via VDD-referenced pass transistors: Vo(sw) is clamped to ≤2.8 V at VDD = 3.0–3.6 V, enabling safe interconnection of downstream 2.7 V/3.3 V peripherals with upstream 5 V masters. All I/O pins tolerate up to 7 V, and hot insertion is supported without bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 1-of-2 bidirectional I²C-bus multiplexer with voltage translation |
| Supply Voltage Range | 2.3 V to 5.5 V - supports operation across 1.8 V/2.5 V/3.3 V/5 V system domains |
| I²C Clock Frequency | 0 Hz to 400 kHz - compatible with standard-mode and fast-mode I²C protocols |
| ON-State Resistance | 5–31 Ω - ensures minimal signal degradation and timing skew on SDA/SCx lines |
| Standby Current | ≤1 µA at VDD = 3.6 V - enables ultra-low-power bus isolation in always-on subsystems |
| ESD Protection | 2000 V HBM / 1000 V CDM - meets robustness requirements for industrial board-level handling |
| Operating Temperature | −40 °C to +85 °C - qualified for extended industrial ambient conditions |
Pinout & Package
PCA9540BD,112 is housed in an SO8 plastic small outline package (SOT96-1), 8-pin, 3.9 mm body width, with gull-wing leads and standard surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SCL) | Upstream I²C clock input | Master-side SCL line; drives both downstream SC0/SC1 when channel selected |
| 2 (SDA) | Upstream I²C data input/output | Master-side SDA line; bidirectionally routes to SD0 or SD1 based on register setting |
| 3 (VDD) | Supply voltage reference | Sets maximum pass-gate output voltage (Vo(sw)); enables voltage translation control |
| 4 (SD0) | Downstream channel 0 data | Connects to slave device on channel 0; 5 V tolerant, bidirectional |
| 5 (SC0) | Downstream channel 0 clock | Connects to slave device on channel 0; synchronized with SD0 during active channel |
| 6 (VSS) | Ground reference | Common return path for all internal logic and pass-gate circuitry |
| 7 (SD1) | Downstream channel 1 data | Connects to slave device on channel 1; independent of SD0, isolated when deselected |
| 8 (SC1) | Downstream channel 1 clock | Connects to slave device on channel 1; only active when channel 1 is selected |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional voltage translation | Enables interoperability between 1.8 V/2.5 V/3.3 V and 5 V I²C slaves without external level shifters |
| Power-on reset with default deselection | Guarantees no channel is active at power-up, preventing bus contention or false START conditions |
| I²C register-controlled channel selection | Single-byte write to control register (bits B2–B0) selects channel 0, channel 1, or none - no hardware configuration needed |
| Hot-insertion support | Allows safe addition/removal of downstream I²C devices while upstream bus remains operational |
| Low Ron and capacitance | 5–31 Ω ON-resistance and ≤8 pF input capacitance preserve I²C rise/fall times up to 400 kHz |
Applications
| Server Baseboard Management | Industrial PLC I/O Expansion |
|---|---|
Use Scenario: Isolating multiple temperature sensors, EEPROMs, and fan controllers operating at different supply voltages on a single server baseboard. IC Role / Device Role / Timing Role: I²C multiplexer providing selective, software-controlled access to downstream 3.3 V and 5 V peripherals while maintaining master-side 5 V bus integrity. Use Value: Eliminates need for discrete level shifters and reduces PCB routing complexity by consolidating voltage-domain bridging into one SO8 IC. | Use Scenario: Connecting mixed-voltage I/O modules (e.g., 2.5 V analog front-ends and 5 V digital actuators) to a central 3.3 V controller in programmable logic controllers. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling time-multiplexed communication with two independent peripheral groups without signal contention. Use Value: Enables deterministic polling of heterogeneous I/O banks using a single I²C controller port, improving system scalability and reducing MCU GPIO usage. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Managing multiple I²C-based lighting drivers, door lock actuators, and sensor nodes with varying voltage rails (e.g., 5 V CAN interface ICs and 3.3 V microcontrollers) in a centralized BCM. IC Role / Device Role / Timing Role: Voltage-translating multiplexer isolating fault domains and preventing cross-talk between sub-systems during firmware updates or diagnostics. Use Value: Provides fail-safe bus partitioning and supports hot-swap of service modules without resetting the main controller or disrupting other vehicle subsystems. | Use Scenario: Interfacing legacy 5 V medical sensors (e.g., pressure transducers) with modern 1.8 V/2.5 V low-power ADCs and microcontrollers in portable diagnostic handhelds. IC Role / Device Role / Timing Role: Level-shifting I²C repeater allowing backward-compatible integration of high-voltage legacy peripherals into energy-constrained designs. Use Value: Extends product lifecycle by reusing certified 5 V sensor hardware while meeting stringent battery-life targets via ultra-low standby current (≤1 µA). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCA9544APWR | 4-channel I²C multiplexer; identical SO8 package and 2.3–5.5 V supply; higher Ron (10–40 Ω); same 400 kHz rating | Supports up to four downstream buses instead of two; requires modified register writes due to expanded control byte | Select when system requires >2 isolated I²C segments and board layout allows same SO8 footprint |
| PCA9542AD,118 | 2-channel variant with integrated reset pin (active-low); otherwise identical electrical specs and pinout to PCA9540BD,112 | Enables hardware-initiated channel deselection independent of I²C bus state; useful in safety-critical resets | Choose when deterministic hardware reset of multiplexer state is required beyond power-on reset functionality |
Compared with TCA9544APWR and PCA9542AD,118, the PCA9540BD,112 offers optimal channel count and lowest standby current for dual-bus isolation tasks, while avoiding unnecessary complexity of 4-channel control or added reset pin routing - ideal for space-constrained, cost-sensitive industrial and medical designs requiring exactly two voltage-domain interfaces.
Availability
PCA9540BD,112 is available at Aetrix Electronics and suitable for server baseboard management, industrial PLC I/O expansion, and automotive body control modules requiring stable component supply, long-term industrial temperature support, and guaranteed I²C voltage translation performance.
Supply support for PCA9540BD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in I²C, SMBus, and power management ICs.
The PCA9540B family was designed specifically for robust, low-power I²C bus expansion and voltage-domain bridging in resource-constrained embedded systems - emphasizing reliability, interoperability, and ease of integration without external components.
FAQ
What is the maximum I²C clock frequency supported by the PCA9540BD,112?
The PCA9540BD,112 supports I²C clock frequencies up to 400 kHz, compliant with fast-mode I²C specifications. This allows full-speed communication with most modern I²C peripherals while maintaining signal integrity through its low 5–31 Ω ON-state resistance and ≤8 pF input capacitance. The PCA9540BD,112 achieves this performance across its full 2.3 V to 5.5 V supply range without derating.
Does the PCA9540BD,112 require external pull-up resistors on its downstream I²C channels?
Yes, the PCA9540BD,112 requires external pull-up resistors on each downstream SCx/SDx pair to establish the correct logic-high voltage level for that bus segment. Pull-up values must be selected based on the target downstream voltage (e.g., 3.3 V or 5 V) and bus capacitance, as the PCA9540BD,112 itself does not provide active pull-up. The PCA9540BD,112's 5 V-tolerant I/O pins ensure compatibility regardless of pull-up voltage.
How does the PCA9540BD,112 handle power-on initialization?
The PCA9540BD,112 incorporates an internal power-on reset (POR) circuit that holds the device in reset until VDD reaches VPOR (1.6–2.1 V), then initializes the control register to 00000000, deselecting all channels. This guarantees no downstream bus is inadvertently enabled at startup, preventing false START conditions or contention. The PCA9540BD,112 remains in this safe default state until the first valid I²C write command is received.
Can the PCA9540BD,112 translate between 1.8 V and 5 V I²C buses?
Yes, the PCA9540BD,112 supports voltage translation between 1.8 V and 5 V I²C buses by configuring VDD to match the lower of the two domains (e.g., 1.8 V or 2.5 V), which sets Vo(sw) to clamp downstream outputs accordingly. Its pass-gate architecture and 5 V-tolerant inputs allow the upstream side to operate at 5 V while downstream devices see only the VDD-limited voltage. The PCA9540BD,112 achieves this without external components or direction-control signals.
Is the PCA9540BD,112 pin-compatible with other members of the PCA9540B family?
Yes, the PCA9540BD,112 (SO8) shares identical pinout and function with PCA9540BDP (TSSOP8) and PCA9540BGD (XSON8) variants - all use the same SCL/SDA/VDD/SD0/SC0/VSS/SD1/SC1 ordering. This enables drop-in replacement across packages for layout flexibility, provided thermal and mechanical constraints are met. The PCA9540BD,112 maintains full functional equivalence across all three package types.
PCA9540BD,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- 2-Channel I2C Multiplexer
- Interface:
- I2C
- Voltage - Supply:
- 2.3V ~ 5.5V
- Supplier Device Package:
- 8-SO
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PCA9540BD,112 FAQ
1.How can I place an order for PCA9540BD,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9540BD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9540BD,112 reliable?
The price and inventory of PCA9540BD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9540BD,112 is usually 5 days.
3.What payment methods are accepted for PCA9540BD,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9540BD,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9540BD,112?
PCA9540BD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9540BD,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9540BD,112?
For technical support, including PCA9540BD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9540BD,112 requirements.
6.How does Aetrix verify that PCA9540BD,112 is sourced from the original manufacturer or authorized distributors?
All PCA9540BD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9540BD,112 meets industry standards.
7.What is the process for return or replacement of PCA9540BD,112?
All PCA9540BD,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9540BD,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9540BD,112 part is unused and in its original packaging.
Return procedure for PCA9540BD,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9540BD,112 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

