NXP Semiconductors PCA9545CPW,118
- Part No.:
- PCA9545CPW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9545CPW,118.pdf
- Description:
- IC INTERFACE SPECIALIZED 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,861
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9545CPW,118 from NXP Semiconductors is a quad-channel bidirectional I²C-bus switch with integrated interrupt logic and active-low reset. It enables selective routing of SCL/SDA signals across four downstream buses, supports voltage translation between 1.8 V, 2.5 V, 3.3 V, and 5 V domains, features 4 independent INT inputs and a single ANDed INT output, and operates from 2.3 V to 5.5 V supply - used in multi-sensor server management subsystems requiring isolated I²C domain control.
For engineers reviewing the PCA9545CPW,118 datasheet, PCA9545CPW,118 pinout, PCA9545CPW,118 application, or PCA9545CPW,118 equivalent, key selection criteria include slave address compatibility (10110xx), TSSOP20 package thermal performance (Rth(j-a) = 146 °C/W), channel-selectable pass-gate Ron (5–30 Ω), 400 kHz Fast-mode support, and interrupt-driven fault detection without bus contention.
Technical Context
The PCA9545CPW,118 implements a register-controlled 1-of-4 analog switch matrix with dedicated interrupt aggregation logic: each SCx/SDx channel has an associated active-low INTx input, and the open-drain INT output reflects the logical AND of all four. Its pass-gate architecture uses VDD as a clamping reference to enable bidirectional level translation without external components.
Control is fully I²C-based: a single write to the 8-bit control register (bits B0–B3 for channel enable, bits INT3–INT0 read-only) selects one or multiple channels; selection takes effect after STOP condition to prevent glitches. The device includes power-on reset and active-low hardware RESET that clears the control register and deselects all channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.3 V to 5.5 V - supports mixed-voltage system integration without auxiliary regulators. |
| I²C Clock Frequency | 0 Hz to 400 kHz - compatible with Standard-mode and Fast-mode I²C protocols. |
| ON-State Resistance (Ron) | 5 Ω (typ) at VDD = 3.6 V - ensures minimal signal degradation and timing skew on routed SCL/SDA lines. |
| Interrupt Logic | 4 active-low INTx inputs + 1 open-drain INT output (AND function) - enables centralized fault monitoring across four isolated I²C segments. |
| Slave Address | 10110xx (fixed prefix 10110, A1/A0 configurable) - distinct from PCA9545APW and PCA9545BPW to avoid bus conflicts in multi-device systems. |
| ESD Protection | >2000 V HBM, >1000 V CDM - meets industrial-grade robustness requirements for board-level handling and field operation. |
| Operating Temperature | −40 °C to +85 °C - qualified for extended-temperature embedded and server applications. |
Pinout & Package
TSSOP20 package (SOT360-1): 20-pin plastic thin shrink small outline, 4.4 mm body width, 0.65 mm pitch, exposed pad not present - suitable for high-density PCB layouts with moderate thermal dissipation needs (Rth(j-a) = 146 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Hardware address bit 0 | Configures LSB of 7-bit slave address; must be pulled HIGH/LOW to set fixed portion (10110xx for PCA9545CPW). |
| A1 | Hardware address bit 1 | Configures MSB of address bits; defines unique I²C address among PCA9545A/B/C variants. |
| RESET | Active-low asynchronous reset | Forces control register clear and all channels deselected; requires external pull-up resistor. |
| INT0–INT3 | Active-low interrupt inputs | Monitor downstream device interrupts per channel; can serve as general-purpose inputs if unused. |
| INT | Active-low interrupt output | Open-drain AND of INT0–INT3; connects to host controller interrupt line with external pull-up. |
| SCL / SDA | Upstream I²C bus interface | Connects to master controller; bidirectionally switches to selected downstream channel(s). |
| SC0–SC3 / SD0–SD3 | Downstream I²C channel pairs | Four independent SCL/SDA ports; each electrically isolated until enabled via control register. |
| VDD / VSS | Power supply and ground | VDD sets maximum pass-through voltage for level translation; VSS is sole ground reference. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage-level translation | Enables interoperability between 1.8 V, 2.5 V, 3.3 V, and 5 V I²C devices using only VDD and external pull-ups - no level-shifters required. |
| Channel-selectable switching | Any combination of up to four downstream channels can be enabled simultaneously via I²C write; prevents bus contention during reconfiguration. |
| Integrated interrupt aggregation | Reduces host GPIO count by consolidating four independent interrupt sources into one open-drain output with status visibility via control register reads. |
| Low-power standby mode | 0.1 µA typical standby current (VDD = 3.6 V) - ideal for always-on system management controllers with battery backup. |
| Robust bus fault recovery | Active-low RESET pin and internal power-on reset ensure deterministic recovery from stuck-bus conditions without host firmware intervention. |
Applications
| Server Baseboard Management | Industrial Sensor Hub |
|---|---|
Use Scenario: Isolating temperature, fan, and voltage monitors across separate I²C segments on a server motherboard to prevent cross-talk and simplify diagnostics. IC Role / Device Role / Timing Role: I²C bus switch providing dynamic channel selection and interrupt aggregation for BMC (Baseboard Management Controller). Use Value: Enables hot-plug detection and per-sensor fault isolation without modifying master firmware or adding discrete logic. |
Use Scenario: Connecting heterogeneous sensors (3.3 V pressure, 5 V current, 1.8 V humidity) to a single microcontroller I²C port in factory automation equipment. IC Role / Device Role / Timing Role: Voltage-translating multiplexer managing signal integrity and protocol compliance across mixed-supply sensor nodes. Use Value: Eliminates need for four separate level-shifting ICs while maintaining 400 kHz Fast-mode timing margins. |
| Telecom Line Card Monitoring | Automotive ADAS Domain Controller |
Use Scenario: Routing I²C traffic between a central processor and modular transceiver modules on a telecom line card, where each module may operate at different voltage rails. IC Role / Device Role / Timing Role: Fault-tolerant bus switch with hardware RESET for recovering from transient bus lockups during hot-swap events. Use Value: Guarantees uninterrupted monitoring even if one transceiver pulls SDA low indefinitely. |
Use Scenario: Consolidating camera, radar, and IMU sensor data streams onto a single I²C interface within an automotive domain controller under ASIL-B constraints. IC Role / Device Role / Timing Role: Safety-aware bus isolator with ESD-hardened pins and predictable reset behavior for functional safety-critical paths. Use Value: Meets >2000 V HBM ESD requirement and provides deterministic channel deselection on power-up or fault. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9545APW,118 | Identical functionality and pinout; differs only in slave address prefix (11100xx vs. 10110xx for PCA9545CPW,118). | Used when bus address space requires the 11100xx base address instead of 10110xx. | Select PCA9545APW,118 only if address conflict resolution mandates the alternate I²C address - no electrical or thermal differences. |
| PCA9545BPW,118 | Same package, pinout, and specs; slave address prefix is 11010xx - third option in the A/B/C family for expanded bus capacity. | Deployed in large-scale systems needing >4 PCA9545 devices on one I²C bus (up to 12 total with all variants). | Choose PCA9545BPW,118 when scaling beyond 4 units per bus and 10110xx/11100xx addresses are already allocated. |
Compared with PCA9545APW,118 and PCA9545BPW,118, the PCA9545CPW,118 offers identical switching performance and thermal characteristics but occupies the 10110xx I²C address space - enabling deterministic allocation in multi-switch topologies without software remapping or hardware jumpers.
Availability
PCA9545CPW,118 is available at Aetrix Electronics and suitable for server management, industrial sensor hubs, telecom line cards, and automotive ADAS domain controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PCA9545CPW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in I²C, SMBus, and system management interfaces.
The PCA9545 series belongs to NXP's system-level bus management portfolio, designed specifically to simplify I²C domain isolation, voltage translation, and interrupt consolidation in resource-constrained embedded systems.
FAQ
What is the I²C slave address of PCA9545CPW,118?
The PCA9545CPW,118 has a fixed 7-bit slave address prefix of 10110xx, where the two least-significant bits (xx) are determined by the logic levels on A0 and A1 pins. This distinguishes it from PCA9545APW,118 (11100xx) and PCA9545BPW,118 (11010xx), allowing up to 12 devices on a single I²C bus. The PCA9545CPW,118 address ensures deterministic allocation in multi-switch configurations without software address remapping.
Does PCA9545CPW,118 support voltage translation between 1.8 V and 5 V I²C buses?
Yes, the PCA9545CPW,118 supports bidirectional voltage translation between 1.8 V, 2.5 V, 3.3 V, and 5 V I²C domains using its VDD pin as a clamping reference. When VDD is set to 3.3 V, Vo(sw) is limited to ≤2.7 V, enabling safe interfacing of 5 V upstream devices with 3.3 V or lower downstream peripherals - no external level shifters are needed. The PCA9545CPW,118 achieves this via pass-gate transistor design, not active logic translation.
How does the interrupt logic work on PCA9545CPW,118?
The PCA9545CPW,118 provides four active-low interrupt inputs (INT0–INT3), one per downstream channel, and a single open-drain interrupt output (INT) that acts as an AND of all four. When any downstream device asserts its INTx line, the corresponding bit in the control register (INT0–INT3) is set, and INT is pulled low. Reading the control register reveals which channel triggered the event, allowing the host to selectively enable that channel and service the interrupt. The PCA9545CPW,118 does not require the channel to be active for interrupt detection.
What is the purpose of the RESET pin on PCA9545CPW,118?
The RESET pin on PCA9545CPW,118 is an active-low asynchronous input that forces the device into a known state: it clears the control register (deselecting all channels), resets the I²C-bus state machine, and releases any stuck bus condition. It requires a minimum pulse width of 4 ns and must be pulled up externally. This hardware reset complements the internal power-on reset and enables reliable recovery from downstream bus faults - a critical feature in mission-critical systems where software-initiated recovery may be unavailable. The PCA9545CPW,118 guarantees deterministic behavior after RESET assertion.
Is PCA9545CPW,118 pin-compatible with other PCA9545 variants?
Yes, the PCA9545CPW,118 is fully pin-compatible with PCA9545APW,118 and PCA9545BPW,118 in the TSSOP20 package - same pinout, same electrical characteristics, same thermal profile. The only difference is the hardwired slave address prefix (10110xx for PCA9545CPW,118 versus 11100xx and 11010xx). This allows direct substitution in existing designs when address space reallocation is needed, without PCB layout changes or firmware modifications beyond I²C address updates. The PCA9545CPW,118 maintains full functional equivalence across all three variants.
PCA9545CPW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- 4-Channel I2C Switcher
- Interface:
- I2C
- Voltage - Supply:
- 2.3V ~ 3.6V, 4.5V ~ 5.5V
- Supplier Device Package:
- 20-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PCA9545CPW,118 FAQ
1.How can I place an order for PCA9545CPW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9545CPW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9545CPW,118 reliable?
The price and inventory of PCA9545CPW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9545CPW,118 is usually 5 days.
3.What payment methods are accepted for PCA9545CPW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9545CPW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9545CPW,118?
PCA9545CPW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9545CPW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9545CPW,118?
For technical support, including PCA9545CPW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9545CPW,118 requirements.
6.How does Aetrix verify that PCA9545CPW,118 is sourced from the original manufacturer or authorized distributors?
All PCA9545CPW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9545CPW,118 meets industry standards.
7.What is the process for return or replacement of PCA9545CPW,118?
All PCA9545CPW,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9545CPW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9545CPW,118 part is unused and in its original packaging.
Return procedure for PCA9545CPW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9545CPW,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
