NXP Semiconductors PCA9554N,112
- Part No.:
- PCA9554N,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
PCA9554N,112.pdf
- Description:
- IC XPNDR 400KHZ I2C SMBUS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,111
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9554N,112 from NXP Semiconductors is an 8-bit I²C-bus/SMBus GPIO expander in SO16 package, providing configurable input/output pins, active-low open-drain interrupt output, polarity inversion register, and 5 V-tolerant I/Os operating from 2.3 V to 5.5 V supply. It serves as a peripheral expansion interface for microcontrollers in industrial control panels requiring push-button sensing, LED status indication, and fan monitoring.
For engineers reviewing the PCA9554N,112 datasheet, PCA9554N,112 pinout, PCA9554N,112 application, or PCA9554N,112 equivalent, key selection criteria include I²C address configurability via A0–A2 pins, 400 kHz fast-mode support, low standby current (≤700 µA), interrupt-driven input change detection, and compatibility with legacy PCF8574 software after register mapping updates per AN469.
Technical Context
The PCA9554N,112 implements a synchronous I²C slave interface with four internal registers-Configuration, Input Port, Output Port, and Polarity Inversion-each accessible via command byte addressing. Its I/O direction is fully software-configurable per bit, and all I/Os default to high-impedance inputs with weak pull-ups at power-on reset.
Interrupt generation is edge-sensitive and triggered only when an input pin's logic level differs from its corresponding Input Port register value. The device includes noise filtering on SCL/SDA lines, ESD protection exceeding 2000 V HBM, and latch-up immunity per JEDEC JESD78 (>100 mA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Clock Frequency | 0 Hz to 400 kHz - supports Fast-mode I²C bus timing without external clock stretching. |
| Supply Voltage Range | 2.3 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V systems without level shifters. |
| I/O Voltage Tolerance | Up to 5.5 V - allows safe connection of 5 V signals to I/O pins even when VDD = 2.3 V. |
| Standby Current | ≤700 µA at VDD = 5.5 V - minimizes quiescent power in battery-backed or energy-sensitive applications. |
| Interrupt Output | Active-low open-drain - enables wired-AND interrupt sharing across multiple expanders on one host line. |
| ESD Protection | ≥2000 V HBM (JESD22-A114) - ensures robustness against handling and board-level electrostatic discharge. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial ambient conditions without derating. |
Pinout & Package
PCA9554N,112 is supplied in SO16 (SOT162-1) package: plastic small outline, 16-pin, 7.5 mm body width, standard lead pitch of 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 A0 | Hardware I²C address bit 0 | Configures LSB of 7-bit slave address (0x20–0x27); tied HIGH/LOW to select among eight devices on same bus. |
| 2 A1 | Hardware I²C address bit 1 | Second address bit; combined with A0/A2 to set unique I²C address without software configuration. |
| 3 A2 | Hardware I²C address bit 2 | MSB of hardware address; enables up to eight PCA9554N,112 units on one I²C segment. |
| 4 IO0 | Programmable I/O port 0 | Bi-directional pin configurable as input (with weak pull-up) or output via Configuration register. |
| 5 IO1 | Programmable I/O port 1 | Same functionality as IO0; independent direction and data control per bit. |
| 6 IO2 | Programmable I/O port 2 | Supports polarity inversion and interrupt triggering when configured as input. |
| 7 IO3 | Programmable I/O port 3 | Reads external state or drives loads up to 25 mA per pin (100 mA total device limit). |
| 8 VSS | Ground reference | Primary supply return; must be connected to system ground for proper operation and ESD path. |
| 9 IO4 | Programmable I/O port 4 | Compatible with 5 V logic inputs regardless of VDD voltage (2.3–5.5 V). |
| 10 IO5 | Programmable I/O port 5 | Input state changes trigger INT if enabled; polarity inversion register allows active-HIGH interpretation. |
| 11 IO6 | Programmable I/O port 6 | Default input at power-up; no external pull-up required due to internal 100 kΩ resistor. |
| 12 IO7 | Programmable I/O port 7 | Full read/write access to Input/Output/Polarity/Configuration registers over I²C interface. |
| 13 INT | Interrupt output | Open-drain, active-low signal asserted when any input pin state differs from Input Port register. |
| 14 SCL | I²C serial clock | Input-only clock line with integrated noise filter; accepts standard-mode (100 kHz) and fast-mode (400 kHz) timing. |
| 15 SDA | I²C serial data | Open-drain bidirectional line with noise filter; requires external pull-up resistor (typically 2–10 kΩ). |
| 16 VDD | Positive supply | Power input for core logic and I/O drivers; decoupling capacitor (100 nF) recommended near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Polarity Inversion Register | Per-bit inversion of Input Port register values enables active-HIGH interpretation of active-LOW sensors without firmware logic. |
| Individual I/O Configuration | Each of 8 I/Os independently set as input or output via Configuration register-no fixed function pins. |
| No Glitch on Power-Up | Internal power-on reset holds all registers in known state until VDD ≥ VPOR (1.7–2.2 V), preventing spurious outputs. |
| 5 V-Tolerant I/Os | I/O pins accept up to 5.5 V regardless of VDD level-enables mixed-voltage system integration without level translators. |
| Low Standby Current | ≤1 µA typical standby current at VDD = 5.5 V with all I/Os as inputs-critical for always-on monitoring nodes. |
Applications
| Industrial Control Panel | Smart HVAC Thermostat |
|---|---|
Use Scenario: Monitoring 8 mechanical push buttons and driving 4 status LEDs on a DIN-rail mounted PLC I/O module. IC Role / Device Role / Timing Role: GPIO expander providing isolated, interrupt-driven input sampling and sink-current LED drive via I²C interface. Use Value: Reduces host MCU GPIO usage by 8 pins while enabling immediate button-press notification via INT line-eliminates polling overhead. |
Use Scenario: Reading temperature sensor alerts, airflow switch status, and user interface buttons in a battery-powered residential thermostat. IC Role / Device Role / Timing Role: Low-power I/O extension with wake-on-interrupt capability for ultra-low-duty-cycle operation. Use Value: Achieves <1 µA standby current with all I/Os as inputs-extends coin-cell battery life beyond 2 years in sleep mode. |
| Automotive Body Controller | IoT Edge Gateway |
Use Scenario: Managing door lock actuators, mirror position switches, and interior lighting controls in a 12 V vehicle subsystem. IC Role / Device Role / Timing Role: Robust I²C peripheral with 5 V-tolerant inputs accepting direct connection to 12 V pull-up circuits via resistive dividers. Use Value: Eliminates need for discrete level-shifting components-reduces BOM count and PCB area in space-constrained modules. |
Use Scenario: Expanding digital I/O for sensor fusion (motion, occupancy, ambient light) and local actuation (relays, buzzers) in a Wi-Fi-connected gateway. IC Role / Device Role / Timing Role: Configurable I/O hub supporting both input monitoring and output control under Linux I²C driver stack. Use Value: Enables single-board integration of 8 heterogeneous sensors/actuators using standard kernel I²C sysfs interface-accelerates firmware development. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GPIO expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9554PW,112 | TSSOP16 package (4.4 mm width) vs. SO16 (7.5 mm); identical electrical specs and register map. | Better suited for high-density PCB layouts where board space is constrained. | Select PCA9554PW,112 when footprint area reduction is prioritized over hand-soldering ease or thermal mass. |
| PCA9554DB,112 | SSOP16 package (5.3 mm width, 0.65 mm pitch); same pinout and functionality as PCA9554N,112 but thinner profile. | Preferred for applications requiring lower profile height (<1.75 mm) and improved thermal dissipation over SO16. | Choose PCA9554DB,112 for compact consumer electronics where vertical clearance is limited. |
Compared with PCA9554N,112, PCA9554PW,112 offers 42 % smaller footprint but requires finer-pitch assembly, while PCA9554DB,112 provides 23 % lower profile and enhanced thermal resistance-both retain full register compatibility and interrupt behavior.
Availability
PCA9554N,112 is available at Aetrix Electronics and suitable for industrial control panels, smart thermostats, and automotive body controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for PCA9554N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The PCA9554N,112 belongs to NXP's I²C-bus I/O expander product line, designed specifically to simplify peripheral expansion in resource-constrained embedded systems while maintaining industrial-grade reliability and interoperability.
FAQ
What is the default I/O configuration of PCA9554N,112 at power-on reset?
At power-on reset, all eight I/O pins (IO0–IO7) of the PCA9554N,112 default to high-impedance inputs with internal weak pull-up resistors (~100 kΩ to VDD). The Configuration register bits are set to '1', the Output Port register defaults to 0xFF, and the Polarity Inversion register is cleared to 0x00-ensuring glitch-free initialization without external intervention.
Does PCA9554N,112 support 400 kHz I²C communication?
Yes, the PCA9554N,112 fully supports Fast-mode I²C operation up to 400 kHz, as confirmed in its dynamic characteristics table. It meets timing requirements including tLOW (≥1.3 µs), tHIGH (≥0.6 µs), and tf/tr limits for standard and fast modes-enabling high-throughput GPIO register access in time-critical applications.
Can PCA9554N,112 interface directly with 5 V logic while powered from 3.3 V?
Yes, the PCA9554N,112 features 5 V-tolerant I/O pins, allowing direct connection to 5 V signal sources (e.g., switches, sensors, LEDs) even when VDD is supplied at 3.3 V. This eliminates external level-shifting circuitry and simplifies mixed-voltage system design without compromising signal integrity or device safety.
How does the interrupt output (INT) of PCA9554N,112 behave during I/O reconfiguration?
The INT pin of PCA9554N,112 may assert a false interrupt when an I/O pin is reconfigured from output to input if its external voltage level differs from the stored value in the Input Port register. To avoid this, read the Input Port register immediately before changing the Configuration register, or ensure external pin states match expected values prior to direction change.
Is PCA9554N,112 pin-compatible with the PCF8574 series?
The PCA9554N,112 is pin-to-pin compatible with the PCF8574 series in SO16, SSOP16, and TSSOP16 packages and shares the same base I²C address range (0x20–0x27). However, software must be updated to accommodate additional registers (Polarity Inversion, Configuration) and revised command byte protocol-details are provided in Application Note AN469.
PCA9554N,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C, SMBus
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 10mA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
PCA9554N,112 FAQ
1.How can I place an order for PCA9554N,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9554N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9554N,112 reliable?
The price and inventory of PCA9554N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9554N,112 is usually 5 days.
3.What payment methods are accepted for PCA9554N,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9554N,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9554N,112?
PCA9554N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9554N,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9554N,112?
For technical support, including PCA9554N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9554N,112 requirements.
6.How does Aetrix verify that PCA9554N,112 is sourced from the original manufacturer or authorized distributors?
All PCA9554N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9554N,112 meets industry standards.
7.What is the process for return or replacement of PCA9554N,112?
All PCA9554N,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9554N,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9554N,112 part is unused and in its original packaging.
Return procedure for PCA9554N,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9554N,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

