NXP Semiconductors PCA9555HF,118
- Part No.:
- PCA9555HF,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
PCA9555HF,118.pdf
- Description:
- IC XPND 400KHZ I2C SMBUS 24HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9555HF,118 from NXP Semiconductors is a 16-bit I²C-bus/SMBus GPIO expander in HWQFN24 package, providing two 8-bit configurable I/O ports with individual direction control, polarity inversion, and open-drain interrupt output. It operates from 2.3 V to 5.5 V, tolerates 5 V on I/O pins, supports up to 400 kHz I²C clock, and targets embedded system expansion for sensors, push buttons, LEDs, and fan control.
For engineers reviewing the PCA9555HF,118 datasheet, PCA9555HF,118 pinout, PCA9555HF,118 application, or PCA9555HF,118 equivalent, this page delivers verified pin functions, real-world use cases, validated alternatives, thermal pad layout guidance, and I²C timing constraints critical for reliable integration into space-constrained industrial and consumer designs.
Technical Context
The PCA9555HF,118 implements dual 8-bit port architecture with independent configuration, input, output, and polarity inversion registers-each accessible via I²C command byte addressing. Its interrupt logic activates only on state change of input-configured pins and clears upon reading the corresponding input port register.
It features noise filtering on SCL/SDA inputs, internal power-on reset (VPOR = 1.5–1.65 V), and hardware address selection via A0–A2 pins enabling up to eight devices on one bus. All I/Os default to high-impedance inputs with weak pull-ups to VDD at power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.3 V to 5.5 V - supports direct interface with 3.3 V and 5 V microcontrollers without level shifters. |
| I/O voltage tolerance | 5 V tolerant - allows connection to 5 V peripherals while powered from 3.3 V supply. |
| I²C clock frequency | 0 Hz to 400 kHz - compatible with standard- and fast-mode I²C buses for flexible system timing. |
| Interrupt output | Active LOW open-drain - requires external pull-up; signals input state changes to host controller without polling. |
| Standby current | 0.25 µA typical at VDD = 5.5 V - enables ultra-low-power operation in battery-backed or always-on systems. |
| ESD protection | 2000 V HBM, 200 V MM, 1000 V CDM - meets industrial-grade robustness requirements for board-level handling and field operation. |
| Operating temperature | −40 °C to +85 °C - qualified for extended industrial environments including automotive cabin and factory automation. |
Pinout & Package
PCA9555HF,118 uses HWQFN24 (SOT994-1) package: 4 mm × 4 mm × 0.75 mm body, no leads, 24-terminal thermal-enhanced quad flat. Exposed center pad must be soldered to PCB thermal pad with vias for optimal thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INT (22) | Interrupt output | Open-drain active LOW signal indicating input state change; requires external pull-up resistor. |
| A0–A2 (18,23,24) | Address inputs | Set 3 LSBs of 7-bit I²C slave address (0x20–0x27); enable up to eight devices on same bus. |
| IO0_0–IO0_7 (1–8) | Port 0 I/O | Eight bidirectional pins individually configurable as input or output via Configuration Port 0 register. |
| IO1_0–IO1_7 (10–17) | Port 1 I/O | Eight bidirectional pins individually configurable as input or output via Configuration Port 1 register. |
| VSS (9) | Ground | Primary supply ground; must be connected - exposed pad also tied to VSS for thermal/electrical integrity. |
| VDD (21) | Supply voltage | 2.3–5.5 V core and I/O supply; powers internal logic and drives outputs. |
| SCL (19) | I²C clock | Input-only serial clock line with integrated noise filter; supports up to 400 kHz. |
| SDA (20) | I²C data | Open-drain bidirectional data line with integrated noise filter; shares bus with other I²C devices. |
Key Features
| Feature | Design Value |
|---|---|
| Individual I/O configuration | Each of 16 pins independently set as input or output via dedicated Configuration Port registers - eliminates need for external direction-control logic. |
| Polarity inversion register | Per-pin inversion of input port data - simplifies firmware handling of active-low sensors or switches without software XOR. |
| No-glitch power-up | Internal power-on reset ensures all registers initialize to known states (I/Os = inputs, outputs = high) - prevents spurious outputs during boot. |
| 5 V tolerant I/Os | I/O pins accept up to 5.5 V regardless of VDD - enables mixed-voltage system interfacing without external level translators. |
| Low standby current | Sub-µA standby draw at 5.5 V - extends battery life in portable or energy-harvesting applications where GPIO remains powered but inactive. |
Applications
| Industrial Sensor Hub | Consumer Keypad Interface |
|---|---|
Use Scenario: Aggregating signals from multiple analog/digital sensors (temperature, humidity, motion) in a compact PLC module. IC Role / Device Role / Timing Role: GPIO expander providing isolated, configurable digital inputs with interrupt-driven edge detection for event-triggered polling. Use Value: Reduces MCU GPIO usage by 16 pins; interrupt output eliminates continuous polling, lowering CPU load and system power consumption. | Use Scenario: Scanning a 10-digit numeric keypad in smart home thermostats or access panels. IC Role / Device Role / Timing Role: Parallel-to-serial bridge converting matrix keypresses into I²C-readable status bits with polarity inversion for active-low switches. Use Value: Enables full keypad scan using only two MCU I²C pins; built-in pull-ups eliminate external resistors, reducing BOM count and PCB area. |
| LED Status Array Controller | Fan Speed Monitor & Control |
Use Scenario: Driving 16 discrete status LEDs (power, fault, comms, mode) in network equipment or medical devices. IC Role / Device Role / Timing Role: Output-expansion hub with configurable drive strength, supporting direct LED sinking up to 20 mA per pin. Use Value: Eliminates need for discrete transistors or LED drivers; polarity inversion allows common-anode or common-cathode LED layouts without hardware redesign. | Use Scenario: Monitoring tachometer feedback and controlling PWM fan speed in server power supplies or industrial cooling units. IC Role / Device Role / Timing Role: Dual-role I/O device: inputs read fan RPM pulses; outputs generate PWM or on/off control signals with glitch-free startup. Use Value: Single-chip solution replaces separate opto-isolator + MOSFET driver; power-on reset ensures fans remain off until firmware initializes control logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GPIO expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9555PW,118 | TSSOP24 package (4.4 mm width); 0.1 mm taller (1.0 mm vs. 0.75 mm); identical electrical specs and register map. | Better suited for hand-soldering or legacy TSSOP footprints; less optimal for ultra-thin or thermally demanding layouts. | Select PCA9555PW,118 when board assembly process favors TSSOP or thermal requirements are moderate. |
| PCA9555BS,118 | HVQFN24 package (4 × 4 × 0.85 mm); 0.1 mm thicker than HWQFN; same pinout and functionality. | Higher thermal resistance than HWQFN; preferred where existing HVQFN land patterns exist or reflow profile favors larger thermal mass. | Choose PCA9555BS,118 when leveraging existing HVQFN design rules or requiring marginally higher mechanical robustness. |
Compared with PCA9555PW,118 and PCA9555BS,118, the PCA9555HF,118 offers the lowest profile (0.75 mm) and best thermal performance among PCA9555 variants, making it optimal for space-constrained, high-density, or thermally sensitive applications where minimal Z-height and efficient heat dissipation are critical.
Availability
PCA9555HF,118 is available at Aetrix Electronics and suitable for industrial sensor hubs, consumer keypad interfaces, LED status array controllers, and fan speed monitor & control systems requiring stable component supply and long-term manufacturability.
Supply support for PCA9555HF,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, mobile, and communication infrastructure markets.
The PCA9555 product line delivers scalable, low-power I²C GPIO expansion for resource-constrained embedded systems - designed specifically to simplify peripheral interfacing while maintaining robustness, interoperability, and ease of firmware integration.
FAQ
What is the I²C address range supported by the PCA9555HF,118?
The PCA9555HF,118 supports seven fixed I²C slave addresses (0x20–0x27) determined by the logic states of A0, A1, and A2 pins. All addresses follow the standard 7-bit format with R/W bit appended during transmission. No software address configuration is required - addressing is purely hardware-based and fully compatible with standard I²C masters. This enables up to eight PCA9555HF,118 devices on a single bus without address conflicts.
Does the PCA9555HF,118 require external pull-up resistors on SCL and SDA lines?
Yes, the PCA9555HF,118 requires external pull-up resistors on both SCL and SDA lines, as specified in the I²C-bus standard. The device does not integrate internal pull-ups. Typical values range from 1.8 kΩ to 10 kΩ depending on bus capacitance and speed (standard or fast mode). Proper sizing ensures reliable rise times and noise immunity - undersized resistors increase power consumption; oversized ones risk timing violations. This requirement applies identically across all PCA9555HF,118 implementations.
How does the interrupt output (INT) of the PCA9555HF,118 behave during power-up?
The INT pin of the PCA9555HF,118 is actively driven LOW during power-on reset and remains LOW until the internal power-on reset completes and the device enters normal operation. After reset release, INT floats HIGH (open-drain) and only asserts LOW when an input state change occurs on a pin configured as input. No external de-bounce or latching circuitry is needed - the PCA9555HF,118 handles edge detection and assertion internally, and reading the relevant input port register clears the interrupt condition.
Can the PCA9555HF,118 drive LEDs directly without external current-limiting components?
The PCA9555HF,118 can sink up to 20 mA per I/O pin (with total device limit of 160 mA sourced or 200 mA sunk), making it capable of driving standard LEDs directly when configured as open-drain outputs with appropriate external pull-up to VDD. However, a series current-limiting resistor is still required to set LED current and prevent exceeding absolute maximum ratings. The PCA9555HF,118 does not integrate current regulation - resistor value must be calculated based on VDD, LED forward voltage, and desired current.
Is the exposed thermal pad on the PCA9555HF,118 electrically connected, and how must it be handled in PCB layout?
Yes, the exposed center pad on the PCA9555HF,118 (HWQFN24) is electrically connected to VSS and must be soldered to a PCB thermal pad tied to the system ground plane. It is not optional - failure to connect compromises thermal performance, electrical stability, and ESD robustness. Layout requires thermal vias (≥4× 0.3 mm diameter) under the pad, connected to inner-layer ground planes, and a minimum 4 mm × 4 mm copper area. This ensures reliable operation at full rated current and ambient temperatures up to +85 °C.
PCA9555HF,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- I2C, SMBus
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 10mA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-HWQFN (4x4)
PCA9555HF,118 FAQ
1.How can I place an order for PCA9555HF,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9555HF,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9555HF,118 reliable?
The price and inventory of PCA9555HF,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9555HF,118 is usually 5 days.
3.What payment methods are accepted for PCA9555HF,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9555HF,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9555HF,118?
PCA9555HF,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9555HF,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9555HF,118?
For technical support, including PCA9555HF,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9555HF,118 requirements.
6.How does Aetrix verify that PCA9555HF,118 is sourced from the original manufacturer or authorized distributors?
All PCA9555HF,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9555HF,118 meets industry standards.
7.What is the process for return or replacement of PCA9555HF,118?
All PCA9555HF,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9555HF,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9555HF,118 part is unused and in its original packaging.
Return procedure for PCA9555HF,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9555HF,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

