NXP Semiconductors PCA9558PW,118
- Part No.:
- PCA9558PW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9558PW,118.pdf
- Description:
- IC INTERFACE SPECIALIZED 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,501
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9558PW,118 from NXP Semiconductors is an integrated I²C/SMBus device combining an 8-bit GPIO expander, a 5-bit multiplexed/1-bit latched 6-bit EEPROM DIP switch, and a 2-kbit serial EEPROM with write protection. It operates from 3.0 V to 3.6 V, supports up to 400 kHz bus speed, and features 5 V-tolerant open-drain outputs for board configuration, version tracking, and LED control in telecom line cards.
For engineers reviewing the PCA9558PW,118 datasheet, PCA9558PW,118 pinout, PCA9558PW,118 application, or PCA9558PW,118 equivalent, key selection criteria include its dual EEPROM architecture (6-bit + 2-kbit), active-low reset and override controls, SMBus compliance at 3.3 V, and TSSOP28 package compatibility with space-constrained server and networking PCBs.
Technical Context
The PCA9558PW,118 implements a hierarchical I²C interface with three distinct memory-mapped functional blocks: a 6-bit EEPROM for DIP-switch emulation (MUX_OUTx/NON_MUXED_OUT), a 256-byte (2-kbit) EEPROM for board ID/maintenance history, and eight configurable GPIO pins controlled via Input/Output Configuration (IOC), Output Port (OP), and Polarity Inversion (PI) registers. All are accessed using standardized command bytes per Table 3 of the datasheet.
Its multiplexer logic responds to both hardware pins (MUX_SELECT, MUX_OUT_LOW) and internal MUXCNTRL register bits, enabling dynamic switching between external MUX_INx inputs and EEPROM-stored values - with NON_MUXED_OUT latching on rising MUX_SELECT edge or I²C ACK depending on mode. The IO_OUT_LOW pin provides synchronous reset of all GPIO registers to power-up defaults.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | Up to 400 kHz - supports standard-mode SMBus timing without clock stretching penalties. |
| Supply Voltage | 3.0 V to 3.6 V - optimized for 3.3 V systems; not rated for 5 V operation despite 5 V-tolerant I/O. |
| GPIO Pins | 8 open-drain outputs (IO0–IO7) - default as outputs at power-up; configurable as inputs via IOC register. |
| MUX Outputs | 6 multiplexed open-drain outputs (MUX_OUTA–E + NON_MUXED_OUT) - selectable between EEPROM or MUX_INx sources. |
| EEPROM Capacity | 256 × 8-bit (2-kbit) + 6-bit - separate address spaces; both programmable/readable via I²C with WP pin control. |
| Input Tolerance | 2.5 V to 5 V tolerant inputs - allows interfacing with mixed-voltage subsystems without level shifters. |
| ESD Rating | 2000 V HBM, 1000 V CDM - meets JEDEC standards for robustness in industrial handling and field deployment. |
Pinout & Package
TSSOP28 (SOT361-1), 4.4 mm body width, 0.65 mm pitch - surface-mount package suitable for high-density telecom and server motherboard layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCL (1) | I²C clock input | Drives internal state machine; requires external pull-up; supports 400 kHz timing. |
| SDA (2) | I²C bidirectional data | Open-drain; shares bus with other SMBus devices; requires external pull-up. |
| IO_OUT_LOW (3) | Active-low GPIO reset | Holding LOW ≥ Tcy(W) resets OP, PI, IOC registers to power-up defaults. |
| A0 (4) | I²C slave address LSB | Allows two PCA9558PW,118 devices on same bus; tied HIGH/LOW for unique 7-bit address. |
| MUX_INA–E (5–9) | Multiplexer input sources | Hardware-selectable inputs for VID, vendor ID, or configuration signals; read via I²C command 0x0C. |
| VSS (10) | Ground reference | Primary return path for all digital and EEPROM circuitry; must be low-impedance. |
| IO0–IO7 (11–18) | Configurable GPIO | Open-drain; direction set by IOC register; default output; support LED drive or status sensing. |
| MUX_SELECT (19) | MUX source select control | Active-low; selects EEPROM (LOW) or MUX_INx (HIGH); latches NON_MUXED_OUT on rising edge. |
| MUX_OUTA–E (20–24) | Multiplexed outputs | Open-drain; driven by EEPROM or MUX_INx per MUX_SELECT; overridden to 0 by MUX_OUT_LOW. |
| NON_MUXED_OUT (25) | Latched EEPROM output | Reflects EEPROM bit 5; latched on MUX_SELECT rising edge or I²C ACK in register-controlled mode. |
| MUX_OUT_LOW (26) | MUX output override | Active-low; forces all MUX_OUTx to logic 0 when EEPROM source is selected. |
| WP (27) | EEPROM write protect | Active-high; disables writes to both 6-bit and 2-kbit EEPROM arrays when HIGH. |
| VDD (28) | Power supply | 3.0–3.6 V only; powers core logic, EEPROM, and I/O drivers; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DIP switch replacement | 5-bit 2-to-1 multiplexer + 1-bit latch eliminates physical jumpers; settings retained in non-volatile EEPROM. |
| Two-tier EEPROM architecture | Separate 6-bit (for MUX control) and 256-byte (for board ID/history) EEPROMs enable independent configuration and data logging. |
| Hardware-configurable MUX logic | MUX_SELECT and MUX_OUT_LOW pins allow deterministic boot-time behavior without firmware initialization. |
| GPIO register reset via pin | IO_OUT_LOW provides synchronous, hardware-based recovery of GPIO states - critical for fail-safe system restarts. |
| SMBus-compliant interface | Fully compatible with Intel chipsets; supports Word Data and Process Call equivalents via documented command sequences. |
Applications
| Board Version Tracking | Processor Voltage Configuration |
|---|---|
Use Scenario: Storing revision number, build date, and firmware version on telecom line cards during manufacturing. IC Role / Device Role / Timing Role: PCA9558PW,118 acts as non-volatile board identity register, accessed over I²C during system boot or diagnostics. Use Value: Enables automated field inventory, remote troubleshooting, and version-gated feature activation without manual DIP switch setting. | Use Scenario: Selecting CPU core voltage (VID) based on processor model installed on a server motherboard. IC Role / Device Role / Timing Role: PCA9558PW,118 functions as hardware-configurable VID selector, driving MUX_OUTx lines to voltage regulator IC inputs. Use Value: Eliminates soldered resistors or jumpers; allows post-manufacture processor upgrades with software-reprogrammable VID mapping. |
| Multi-Card Health Monitoring | LED Status Indication |
Use Scenario: Reporting temperature, fan status, or link health from up to 16 line cards in a base station backplane. IC Role / Device Role / Timing Role: PCA9558PW,118 serves as distributed sensor interface, reading local GPIO inputs and storing alerts in its 2-kbit EEPROM. Use Value: Reduces host polling overhead; enables offline failure analysis via EEPROM-read after card removal. | Use Scenario: Driving power-on, fault, and activity LEDs on network switches and storage controllers. IC Role / Device Role / Timing Role: PCA9558PW,118 provides 8 open-drain GPIO outputs configured as LED sinks, controlled via I²C from system microcontroller. Use Value: Centralizes LED logic off main CPU; supports dynamic brightness control and blink patterns via register writes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C I/O expander with integrated EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9557D,118 | 8-bit I/O expander only; no DIP switch or 2-kbit EEPROM - lacks multiplexer and board ID storage. | Suitable for basic GPIO expansion where configuration persistence and VID selection are unnecessary. | Select PCA9557D,118 only if MUX and EEPROM functions are unused; saves cost and board area but sacrifices configurability. |
| PCA9555D,118 | 16-bit I/O expander with 2-kbit EEPROM; no 6-bit MUX/DIP switch block - missing hardware-selectable VID interface. | Better suited for high-pin-count monitoring tasks; cannot replace physical DIP switches or manage MUX_INx inputs. | Choose PCA9555D,118 when more GPIOs are needed and EEPROM-based board ID suffices; requires external logic for VID routing. |
Compared with PCA9557D,118 and PCA9555D,118, the PCA9558PW,118 uniquely integrates DIP-switch emulation, dual EEPROM, and GPIO in one TSSOP28 package - making it the only option for systems requiring hardware-selectable configuration with non-volatile retention and LED control in minimal footprint.
Availability
PCA9558PW,118 is available at Aetrix Electronics and suitable for telecom infrastructure, server motherboard design, and industrial embedded systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PCA9558PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in I²C/SMBus interface IP and mixed-signal integration.
The PCA9558PW,118 belongs to NXP's I²C peripheral portfolio designed specifically for board-level configuration, identification, and health monitoring in high-reliability computing and communications equipment.
FAQ
What is the primary function of the PCA9558PW,118 in a server motherboard?
The PCA9558PW,118 serves as a consolidated configuration and monitoring hub on server motherboards. It stores board revision data in its 2-kbit EEPROM, selects processor voltage IDs via its 5-bit multiplexer, and drives status LEDs using its 8-bit GPIO - reducing discrete components while enabling field-upgradable settings without physical access.
Does the PCA9558PW,118 support 5 V I²C bus operation?
No, the PCA9558PW,118 requires a 3.0 V to 3.6 V supply (VDD) and is not rated for 5 V operation. However, its SCL, SDA, and all GPIO/MUX pins are 5 V tolerant, allowing safe connection to 5 V I²C masters when pulled to 3.3 V logic levels via appropriate resistors.
How does the MUX_SELECT pin affect the NON_MUXED_OUT output on the PCA9558PW,118?
When MUX_SELECT is LOW, NON_MUXED_OUT reflects the latched value from the 6-bit EEPROM. On the rising edge of MUX_SELECT, that EEPROM value is captured and held - making NON_MUXED_OUT transparent to EEPROM changes until the next rising edge. This enables precise timing of configuration updates independent of bus traffic.
Can the PCA9558PW,118 be used to replace mechanical DIP switches in telecom line cards?
Yes, the PCA9558PW,118 is explicitly designed for DIP switch replacement. Its 5-bit multiplexer reads hardware inputs (MUX_INA–E) or EEPROM-stored values and drives MUX_OUTx outputs accordingly - allowing configuration changes via I²C without powering down equipment or opening chassis.
What happens to the GPIO registers when the IO_OUT_LOW pin is asserted on the PCA9558PW,118?
Asserting IO_OUT_LOW (driving it LOW for ≥ Tcy(W)) resets the PCA9558PW,118's Output Port (OP), Polarity Inversion (PI), and Input/Output Configuration (IOC) registers to their power-up default states - restoring all IO0–IO7 to output mode with logic 0 output, regardless of prior software configuration.
PCA9558PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- PC's, PDA's
- Interface:
- I2C
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 28-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PCA9558PW,118 FAQ
1.How can I place an order for PCA9558PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9558PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9558PW,118 reliable?
The price and inventory of PCA9558PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9558PW,118 is usually 5 days.
3.What payment methods are accepted for PCA9558PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9558PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9558PW,118?
PCA9558PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9558PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9558PW,118?
For technical support, including PCA9558PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9558PW,118 requirements.
6.How does Aetrix verify that PCA9558PW,118 is sourced from the original manufacturer or authorized distributors?
All PCA9558PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9558PW,118 meets industry standards.
7.What is the process for return or replacement of PCA9558PW,118?
All PCA9558PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9558PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9558PW,118 part is unused and in its original packaging.
Return procedure for PCA9558PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9558PW,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

