NXP Semiconductors PCA9559PW,118
- Part No.:
- PCA9559PW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9559PW,118.pdf
- Description:
- IC INTERFACE SPECIALIZED 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:157
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9559PW,118 from NXP Semiconductors is a 20-pin TSSOP I²C-bus EEPROM DIP switch IC with 6-bit non-volatile register storage, 5-bit multiplexed open-drain outputs, and 1-bit latched open-drain output. It operates from 3.0 V to 3.6 V, supports up to 400 kHz I²C clock frequency, and retains configuration for CPU VID voltage selection in performance/deep-sleep modes. Used between CPU and VRM for dynamic voltage override.
For engineers reviewing the PCA9559PW,118 datasheet, PCA9559PW,118 pinout, PCA9559PW,118 application, or PCA9559PW,118 equivalent, this page delivers verified functional architecture, I²C address mapping (0x48–0x4B), MUX_SELECT logic behavior, OVERRIDE_N override timing, and non-volatile write-cycle endurance (100,000 cycles).
Technical Context
The PCA9559PW,118 integrates a 6-bit EEPROM register with dual-path output control: five multiplexed outputs (MUX_OUT A–E) select either external MUX_IN pins or internal register bits based on the MUX_SELECT signal, while NON_MUXED_OUT latches register data only when MUX_SELECT transitions high. The device uses Schmitt-trigger inputs on OVERRIDE_N, WP, and MUX_SELECT with internal pull-ups.
I²C communication follows standard 7-bit addressing with two hardware-selectable address bits (A1/A0), enabling four devices per bus. Write protection is controlled by the WP pin: low enables register writes; high disables them. Power-on reset initializes volatile state but preserves EEPROM contents across power cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0 V to 3.6 V - defines valid operating range for CPU VID configuration circuits without level-shifting. |
| I²C Clock Frequency | Up to 400 kHz - supports fast system-level reconfiguration during runtime without bus contention. |
| Non-volatile Endurance | 100,000 write cycles - ensures long-term reliability for firmware-driven voltage tuning in server BIOS updates. |
| Data Retention | 10 years minimum - guarantees VID settings persist across equipment shelf life and field deployments. |
| Output Type | 5× open-drain MUX_OUT + 1× open-drain NON_MUXED_OUT - enables wired-OR logic with external pull-ups for VRM interface compatibility. |
| Input Tolerance | 5 V and 2.5 V tolerant - allows direct connection to legacy 5 V logic or modern 2.5 V GPIO without clamping diodes. |
| Propagation Delay | MUX_IN → MUX_OUT: 16–37 ns - meets tight timing budgets for real-time VID switching in high-frequency CPU operation. |
Pinout & Package
TSSOP20 package (SOT360-1), 4.4 mm body width, 0.65 mm lead pitch, 1.1 mm max height - optimized for high-density motherboard layouts with automated reflow soldering compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCL | I²C clock input | Drives synchronous communication; requires external pull-up; supports 400 kHz SMBus timing. |
| SDA | I²C bidirectional data line | Open-drain interface; shares bus with other SMBus devices; requires external pull-up. |
| A0, A1 | I²C address select inputs | Set device address (0x48–0x4B); internal 100–150 kΩ pull-ups enable default 0x48 if unconnected. |
| MUX_IN A–E | External hardware input sources | 5 V/2.5 V tolerant; feed multiplexer when MUX_SELECT = 1; used for fallback jumperless configuration. |
| MUX_SELECT | Multiplexer mode control | Logic 0 selects EEPROM register; logic 1 selects MUX_IN; also latches NON_MUXED_OUT on rising edge. |
| MUX_OUT A–E | 5-bit multiplexed outputs | Open-drain; drive VRM VID lines; output state determined by EEPROM or MUX_IN depending on MUX_SELECT. |
| NON_MUXED_OUT | Latched EEPROM output | Open-drain; reflects EEPROM bit 5; latched only on MUX_SELECT rising edge; not multiplexed. |
| OVERRIDE_N | Active-low global output disable | Forces all MUX_OUT and NON_MUXED_OUT to logic 0 when low; internal 10–30 kΩ pull-up. |
| WP | Write-protect control | Low enables EEPROM writes via I²C; high blocks writes; internal 10–30 kΩ pull-up. |
| VCC, GND | Power supply terminals | VCC accepts 3.0–3.6 V only; GND reference for all I/O; thermal resistance 146 °C/W (junction-to-ambient). |
Key Features
| Feature | Design Value |
|---|---|
| 6-bit non-volatile EEPROM register | Stores VID configuration persistently; factory default = all 0s; programmable/readable over I²C without power cycle. |
| 5-bit 2-to-1 multiplexer + 1-bit latch | Enables runtime switching between hardware-defined (MUX_IN) and firmware-defined (EEPROM) VID values via single MUX_SELECT signal. |
| Override and write-protection inputs | OVERRIDE_N provides fail-safe zero-VID override; WP prevents accidental EEPROM corruption during system boot or debug. |
| 5 V/2.5 V tolerant I/O | Eliminates level-shifters when interfacing with mixed-voltage motherboard logic (e.g., 5 V BIOS GPIO, 2.5 V CPU VRM sense lines). |
| ESD and latch-up robustness | 2000 V HBM / 1000 V CDM ESD rating; >100 mA latch-up immunity - suitable for high-reliability server and telecom backplane environments. |
Applications
| Desktop CPU VID Configuration | Server Platform Voltage Tuning |
|---|---|
Use Scenario: Motherboard BIOS dynamically adjusts processor core voltage during performance vs. power-saving states. IC Role / Device Role / Timing Role: PCA9559PW,118 sits between CPU and VRM, overriding default VID codes with EEPROM-stored values under firmware control. Use Value: Enables up to 7.5% CPU performance boost via safe voltage/frequency scaling without physical DIP switches or board rework. | Use Scenario: Data center rack servers require remote, hot-swappable voltage configuration for multi-socket processors. IC Role / Device Role / Timing Role: PCA9559PW,118 receives I²C commands from BMC to update VID settings while system remains powered and operational. Use Value: Eliminates need to power down equipment and open cabinets-reducing maintenance downtime and improving serviceability. |
| Telecom Baseband Processor Setup | Industrial Embedded Controller Calibration |
Use Scenario: 5G baseband units use configurable VID to optimize DSP voltage across varying RF load conditions. IC Role / Device Role / Timing Role: PCA9559PW,118 stores multiple VID profiles in EEPROM and selects among them using MUX_SELECT driven by FPGA logic. Use Value: Supports adaptive power management with sub-millisecond switching between low-power idle and full-load transmit modes. | Use Scenario: Programmable logic controllers adjust microcontroller supply voltage to match sensor interface requirements. IC Role / Device Role / Timing Role: PCA9559PW,118 replaces mechanical jumpers on industrial PCBs, with EEPROM settings updated via field-service I²C tool. Use Value: Reduces manufacturing defects from misconfigured jumpers and enables post-deployment calibration without hardware modification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DIP-switch replacement applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9557PW,118 | 8-bit I²C EEPROM switch; no MUX_SELECT logic; all outputs directly mirror EEPROM bits. | Lacks multiplexer mode - cannot blend hardware/firmware VID sources; simpler but less flexible. | Select when fixed, non-dynamic VID configuration suffices and MUX_IN fallback is unnecessary. |
| PCA9555PW,118 | 16-bit I²C I/O expander with interrupt; no non-volatile storage; volatile register only. | Requires host MCU to retain state; unsuitable for power-loss retention; adds software complexity. | Select when real-time GPIO expansion is primary need and VID persistence is handled elsewhere in system. |
Compared with PCA9557PW,118 and PCA9555PW,118, the PCA9559PW,118 uniquely combines EEPROM persistence, hardware/firmware multiplexing, and dedicated override functionality - making it the only option for systems requiring both fallback jumperless configuration and field-updatable VID profiles.
Availability
PCA9559PW,118 is available at Aetrix Electronics and suitable for desktop motherboard design, server platform voltage tuning, and telecom baseband processor setup requiring stable component supply and long-term lifecycle support.
Supply support for PCA9559PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
The PCA9559PW,118 belongs to NXP's I²C interface and system configuration IC product line, designed specifically to replace mechanical DIP switches and jumpers in high-reliability computing platforms where firmware-controlled voltage identification is critical.
FAQ
What is the I²C address range supported by the PCA9559PW,118?
The PCA9559PW,118 supports four I²C addresses: 0x48, 0x49, 0x4A, and 0x4B. These are determined by the logic levels on A0 and A1 pins, with internal pull-up resistors defaulting both to high for address 0x4B unless externally pulled low. This allows up to four PCA9559PW,118 devices on a single I²C bus without address conflict.
How does the MUX_SELECT pin control output behavior in the PCA9559PW,118?
The MUX_SELECT pin determines source selection for the five multiplexed outputs (MUX_OUT A–E): logic 0 routes EEPROM register bits to outputs; logic 1 routes external MUX_IN signals. Simultaneously, a rising edge on MUX_SELECT latches the current EEPROM bit 5 value onto NON_MUXED_OUT. This dual function enables synchronized hardware/firmware configuration switching in the PCA9559PW,118.
Can the PCA9559PW,118 retain its configuration after power loss?
Yes, the PCA9559PW,118 retains its 6-bit non-volatile EEPROM register contents for a minimum of 10 years after power loss. The stored VID values persist through complete power cycles and remain intact even when VCC drops below operating range, provided write operations are completed before power interruption - a key reliability feature of the PCA9559PW,118.
What is the purpose of the OVERRIDE_N pin on the PCA9559PW,118?
The OVERRIDE_N pin is an active-low signal that forces all MUX_OUT A–E and NON_MUXED_OUT outputs to logic 0 regardless of EEPROM content or MUX_SELECT state. This provides a hardware-level safety mechanism to guarantee minimum CPU voltage during fault conditions or system initialization, ensuring predictable behavior in the PCA9559PW,118.
Does the PCA9559PW,118 require external pull-up resistors on its I²C lines?
Yes, the PCA9559PW,118 requires external pull-up resistors on both SCL and SDA lines to ensure proper I²C bus operation. While inputs like OVERRIDE_N, WP, and MUX_SELECT have internal pull-ups, the open-drain SCL and SDA pins rely on external resistors (typically 2.2 kΩ to 4.7 kΩ) referenced to VCC to establish valid logic-high levels - a mandatory design requirement for reliable communication with the PCA9559PW,118.
PCA9559PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- PC's, PDA's
- Interface:
- I2C
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 20-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
PCA9559PW,118 FAQ
1.How can I place an order for PCA9559PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9559PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9559PW,118 reliable?
The price and inventory of PCA9559PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9559PW,118 is usually 5 days.
3.What payment methods are accepted for PCA9559PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9559PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9559PW,118?
PCA9559PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9559PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9559PW,118?
For technical support, including PCA9559PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9559PW,118 requirements.
6.How does Aetrix verify that PCA9559PW,118 is sourced from the original manufacturer or authorized distributors?
All PCA9559PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9559PW,118 meets industry standards.
7.What is the process for return or replacement of PCA9559PW,118?
All PCA9559PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9559PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9559PW,118 part is unused and in its original packaging.
Return procedure for PCA9559PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9559PW,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
