Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Controllers

NXP Semiconductors PCA9564N,112

Name: PCA9564N,112
Brand: NXP Semiconductors
SKU: PCA9564N,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PCA9564N,112

Manufacturer:: NXP Semiconductors

Category:: Controllers

Package:: 20-DIP (0.300", 7.62mm)

Datasheet:: PCA9564N,112.pdf

Description:: IC CTRL PARALLEL/I2C BUS 20-DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,841

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PCA9564N,112 from NXP Semiconductors (formerly Philips Semiconductors) is a parallel-bus-to-I²C-bus protocol converter IC that enables standard 8-bit parallel microcontrollers (e.g., 80C51-compatible) to interface with I²C-bus peripherals. It operates as both master and slave, supports 2.3–3.6 V supply, features an internal 9 MHz oscillator, and delivers up to 360 kHz master-mode I²C clock rate. It is used in embedded systems requiring low-voltage I²C expansion without external timing components.

For engineers reviewing the PCA9564N,112 datasheet, PCA9564N,112 pinout, PCA9564N,112 application, or PCA9564N,112 equivalent, key selection considerations include its dual master/slave capability, 5 V tolerant I/Os, internal oscillator elimination of external crystal, fast-mode I²C compatibility (up to 400 kHz in slave mode), and DIP20 package suitability for prototyping and legacy board integration.

Technical Context

The PCA9564N,112 implements a full hardware I²C state machine with arbitration, START/STOP generation, clock stretching, and timeout detection - all managed internally without CPU intervention beyond register access. Its parallel interface uses CE/WR/RD strobes and A0/A1 address lines to map four internal registers (I2CSTA, I2CTO, I2CDAT, I2CADR, I2CCON) for status, data, addressing, control, and timeout configuration.

It supports four operating modes - Master Transmitter, Master Receiver, Slave Receiver, and Slave Transmitter - each with defined status codes (e.g., 08H on START, 18H after slave address ACK) that trigger serial interrupts (INT pin). The internal oscillator eliminates external timing components while enabling precise SCL frequency selection via CR2–CR0 bits (e.g., 330 kHz, 288 kHz, down to 36 kHz).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	2.3 V to 3.6 V - Enables direct interface with 3.3 V logic systems; 5 V tolerant I/Os allow connection to legacy 5 V parallel buses without level shifters.
Master I²C Clock Rate	Up to 360 kHz - Supports fast-mode I²C communication; selectable via CR2–CR0 bits (e.g., 330 kHz nominal) for optimized bus throughput.
Slave I²C Clock Rate	Up to 400 kHz - Fully compliant with I²C fast-mode slave timing; synchronizes automatically to incoming SCL without configuration.
Internal Oscillator	9 MHz - Eliminates need for external crystal or RC network; stabilizes in ≤500 µs after ENSIO enable, reducing BOM count and layout complexity.
Parallel Interface	8-bit bidirectional data bus (D0–D7) with CE/WR/RD/A0/A1 - Compatible with standard 80C51-style memory-mapped I/O timing; no glue logic required.
I²C Bus Protection	ESD >2000 V HBM - Meets JESD22-A114; latch-up immunity >100 mA per JEDEC JESD78 - Ensures robustness in industrial and mixed-signal environments.
Package	DIP20 (SOT146-1) - Through-hole format ideal for evaluation, repair, and legacy PCB designs; pin-compatible with PCF8584 footprint but not code- or footprint-compatible.

Pinout & Package

PCA9564N,112 is supplied in a 20-pin plastic DIP package (SOT146-1), designed for through-hole mounting and manual prototyping. Pin 1 is located at the left end of the top row when viewed with the notch facing upward.

Pin/Terminal	Circuit Role	Design Meaning
D0–D7	Bi-directional parallel data bus	Transfers command, status, and data bytes between host CPU and I²C controller; D0 = LSB; 3-state output when CE = HIGH.
DNU	Do-not-use terminal	Internally pulled LOW; must be left floating - no external connection required or permitted.
VSS	Ground reference	Primary power return path; must be connected to system ground plane for stable operation and noise immunity.
WR	Write strobe input	Active-LOW signal; latches data from D0–D7 into selected register on rising edge when CE = LOW.
RD	Read strobe input	Active-LOW signal; places contents of selected register onto D0–D7 on falling edge when CE = LOW.
CE	Chip enable input	Active-LOW; disables parallel interface and places D0–D7 in high-impedance state when HIGH - enables multi-device bus sharing.
A0, A1	Register address inputs	Select one of five internal registers (I2CSTA, I2CTO, I2CDAT, I2CADR, I2CCON); logic levels sampled before RD/WR assertion.
INT	Interrupt request output	Open-drain, active-LOW; signals completion of I²C transaction or bus event (e.g., START, STOP, error); requires external pull-up resistor.
RESET	Hardware reset input	Active-LOW; clears all internal registers and resets I²C state machine - essential for deterministic initialization after power-up or fault recovery.
SCL	I²C serial clock I/O	Open-drain; bidirectional clock line synchronized to internal oscillator in master mode; driven by external master in slave mode.
SDA	I²C serial data I/O	Open-drain; bidirectional data line; supports arbitration and clock stretching; requires external pull-up resistor.
VDD	Power supply	2.3–3.6 V input; decoupling capacitor (≥100 nF) recommended adjacent to pin for noise suppression and transient response.

Key Features

Feature	Design Value
Integrated I²C state machine	Handles START/STOP, arbitration, ACK/NACK, clock stretching, and timeout detection autonomously - offloads timing-critical tasks from host CPU.
Multi-master support	Enables coexistence with other I²C masters on same bus; automatic arbitration resolves bus contention without software intervention.
Configurable timeout protection	I2CTO register sets SCL LOW timeout period (113.7 µs × [TO6:TO0] + 1); prevents bus lockup during slave faults or SCL hold conditions.
5 V tolerant parallel I/Os	Allows direct connection to 5 V microcontrollers (e.g., legacy 8051) while operating from 3.3 V supply - eliminates level-shifter components.
Four operational modes	Supports Master Transmitter, Master Receiver, Slave Receiver, and Slave Transmitter - enables flexible role assignment in mixed topology systems.

Applications

Industrial PLC I/O Expansion	Legacy Microcontroller I²C Bridging
Use Scenario: Adding I²C temperature sensors, EEPROMs, and ADCs to a 80C51-based programmable logic controller with no native I²C peripheral. IC Role / Device Role / Timing Role: Parallel-to-I²C protocol converter acting as I²C master; manages bus arbitration and timing for multiple slave devices. Use Value: Enables cost-effective upgrade of aging control hardware using modern I²C peripherals without redesigning the main CPU board or rewriting firmware for new peripherals.	Use Scenario: Integrating I²C real-time clocks and display drivers into a Z80-based medical device where the CPU lacks I²C hardware. IC Role / Device Role / Timing Role: Standalone I²C interface co-processor; handles all I²C signaling, clock generation, and interrupt-driven data transfer. Use Value: Preserves existing Z80 firmware architecture while adding I²C functionality - avoids migration to newer MCUs and associated qualification overhead.
Automotive Body Control Module	Test Equipment Peripheral Interface
Use Scenario: Connecting I²C ambient light and proximity sensors to a 3.3 V MCU in a body control module where space constraints prohibit adding a second MCU with native I²C. IC Role / Device Role / Timing Role: I²C slave device configured with fixed address; relays sensor data over parallel bus to main controller on demand. Use Value: Provides deterministic, low-latency sensor readout using existing parallel bus infrastructure - avoids I²C bus loading and timing conflicts in electrically noisy automotive environments.	Use Scenario: Enabling automated calibration of I²C DACs and ADCs in benchtop test equipment using a parallel-controlled FPGA interface. IC Role / Device Role / Timing Role: High-speed parallel-to-serial bridge; supports 50 MHz CPU interface timing and precise I²C clock control for repeatable measurement sequences. Use Value: Delivers sub-microsecond register access latency and jitter-free I²C clocking - critical for synchronized multi-channel calibration routines.

Industrial PLC I/O Expansion

Legacy Microcontroller I²C Bridging

Use Scenario: Adding I²C temperature sensors, EEPROMs, and ADCs to a 80C51-based programmable logic controller with no native I²C peripheral.

IC Role / Device Role / Timing Role: Parallel-to-I²C protocol converter acting as I²C master; manages bus arbitration and timing for multiple slave devices.

Use Value: Enables cost-effective upgrade of aging control hardware using modern I²C peripherals without redesigning the main CPU board or rewriting firmware for new peripherals.

Use Scenario: Integrating I²C real-time clocks and display drivers into a Z80-based medical device where the CPU lacks I²C hardware.

IC Role / Device Role / Timing Role: Standalone I²C interface co-processor; handles all I²C signaling, clock generation, and interrupt-driven data transfer.

Use Value: Preserves existing Z80 firmware architecture while adding I²C functionality - avoids migration to newer MCUs and associated qualification overhead.

Automotive Body Control Module

Test Equipment Peripheral Interface

Use Scenario: Connecting I²C ambient light and proximity sensors to a 3.3 V MCU in a body control module where space constraints prohibit adding a second MCU with native I²C.

IC Role / Device Role / Timing Role: I²C slave device configured with fixed address; relays sensor data over parallel bus to main controller on demand.

Use Value: Provides deterministic, low-latency sensor readout using existing parallel bus infrastructure - avoids I²C bus loading and timing conflicts in electrically noisy automotive environments.

Use Scenario: Enabling automated calibration of I²C DACs and ADCs in benchtop test equipment using a parallel-controlled FPGA interface.

IC Role / Device Role / Timing Role: High-speed parallel-to-serial bridge; supports 50 MHz CPU interface timing and precise I²C clock control for repeatable measurement sequences.

Use Value: Delivers sub-microsecond register access latency and jitter-free I²C clocking - critical for synchronized multi-channel calibration routines.

Equivalent & Alternatives

The following parts are listed as comparable options for similar parallel-to-I²C interface applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PCF8584T	Requires external 32.768 kHz crystal; 4.5–5.5 V only; max 90 kHz master I²C clock; no internal oscillator.	Designed for 5 V systems; lacks fast-mode I²C support; obsolete and no longer recommended for new designs.	Only suitable for drop-in replacement in legacy 5 V PCF8584-based systems; not pin-compatible with PCA9564N,112 due to different oscillator and voltage requirements.
PCA9665PW	Enhanced successor: 3.3 V only; supports 1 MHz master clock; adds SMBus Alert response and packet error checking; TSSOP28 package.	Targets higher-performance industrial and telecom applications; requires PCB redesign due to 28-pin TSSOP footprint and different register map.	Preferred for new designs needing faster I²C rates and SMBus features; not a direct replacement - firmware and layout changes required.

Compared with PCF8584T and PCA9665PW, the PCA9564N,112 uniquely balances legacy compatibility (DIP20, 5 V tolerant I/Os), low-voltage operation (2.3–3.6 V), and integrated timing - making it optimal for upgrading existing 80C51/Z80 systems without full platform rework.

Availability

PCA9564N,112 is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, legacy microcontroller I²C bridging, automotive body control modules, and test equipment peripheral interface applications requiring stable component supply and long-term obsolescence management.

Supply support for PCA9564N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips Semiconductors' analog and interface IC heritage.

The PCA9564N,112 belongs to NXP's legacy I²C interface controller product line, designed specifically to bridge parallel-bus microcontrollers to I²C-bus peripherals in cost-sensitive, reliability-critical embedded systems.

FAQ

What is the primary function of the PCA9564N,112?

The PCA9564N,112 is a parallel-bus-to-I²C-bus controller IC that enables 8-bit parallel microcontrollers (e.g., 80C51-compatible) to communicate with I²C peripherals. It operates as both master and slave, handles all I²C protocol details - including START/STOP generation, arbitration, ACK/NACK, and clock stretching - and uses an internal 9 MHz oscillator to eliminate external timing components. The PCA9564N,112 simplifies I²C integration in systems lacking native I²C hardware.

Does the PCA9564N,112 support fast-mode I²C?

Yes, the PCA9564N,112 supports fast-mode I²C: up to 360 kHz in master mode (selectable via CR2–CR0 bits) and up to 400 kHz in slave mode. It is fully compatible with I²C fast-mode timing specifications and SMBus protocols. The PCA9564N,112 achieves this without external components thanks to its internal oscillator and dedicated hardware state machine - ensuring reliable high-speed communication in noise-sensitive environments.

Is the PCA9564N,112 pin-compatible with the PCF8584?

No, the PCA9564N,112 is not pin-compatible with the PCF8584. Although both are parallel-to-I²C controllers, the PCA9564N,112 uses an internal oscillator (eliminating crystal pins), has different power supply requirements (2.3–3.6 V vs. 4.5–5.5 V), and features updated register mapping and timing. The PCA9564N,112 DIP20 package shares the same pin count but differs in pin functions - for example, PCF8584 requires external clock inputs, while PCA9564N,112 does not. Direct PCB replacement is not possible.

What is the purpose of the DNU pin on the PCA9564N,112?

The DNU (Do Not Use) pin (Pin 9 in DIP20) is internally pulled LOW and serves no functional purpose. It must be left unconnected - neither tied to VDD nor grounded. Connecting it externally may cause undefined behavior or damage. This pin exists for package compatibility across variants and is explicitly excluded from all electrical and timing specifications in the PCA9564N,112 datasheet.

How does the PCA9564N,112 handle I²C bus errors or lockups?

The PCA9564N,112 includes a configurable time-out feature via the I2CTO register. When enabled (TE bit = 1), it monitors SCL LOW duration and resets the I²C state machine if SCL remains LOW longer than (I2CTO[6:0] + 1) × 113.7 µs - preventing bus lockup during slave faults or contention. Upon timeout, it loads status 90H into I2CSTA, asserts INT, and releases SCL/SDA. Recovery requires reading I2CSTA followed by a hardware RESET pulse to the PCA9564N,112.

PCA9564N,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Package/Case:: 20-DIP (0.300", 7.62mm)

Programmable:: Not Verified

Protocol:: I2C

Function:: Controller

Interface:: Parallel

Standards:: -

Voltage - Supply:: 2.3V ~ 3.6V

Current - Supply:: 6mA

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 20-DIP

Grade:: -

Qualification:: -

PCA9564N,112 FAQ

1.How can I place an order for PCA9564N,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for PCA9564N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PCA9564N,112 reliable?

The price and inventory of PCA9564N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9564N,112 is usually 5 days.

3.What payment methods are accepted for PCA9564N,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9564N,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PCA9564N,112?

PCA9564N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PCA9564N,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PCA9564N,112?

For technical support, including PCA9564N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9564N,112 requirements.

6.How does Aetrix verify that PCA9564N,112 is sourced from the original manufacturer or authorized distributors?

All PCA9564N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9564N,112 meets industry standards.

7.What is the process for return or replacement of PCA9564N,112?

All PCA9564N,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9564N,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PCA9564N,112 part is unused and in its original packaging.

Return procedure for PCA9564N,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…