NXP Semiconductors PCA9633BS,118
- Part No.:
- PCA9633BS,118
- Manufacturer:
- NXP Semiconductors
- Category:
- LED Drivers
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
PCA9633BS,118.pdf
- Description:
- IC LED DRVR PS PWM 25MA 16HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,701
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9633BS,118 from NXP Semiconductors is a 4-bit Fast-mode Plus (Fm+) I²C-bus LED driver optimized for RGBA color mixing, featuring four independent 8-bit PWM channels (97 kHz, 0–99.6% duty cycle), one group PWM controller (190 Hz fixed or 24 Hz–10.73 s programmable), 2.3–5.5 V supply range, and 5.5 V-tolerant outputs. It supports totem-pole (25 mA sink / 10 mA source) or open-drain (25 mA sink) output configuration and is used in keypad backlights and status indicators in handheld devices.
For engineers reviewing the PCA9633BS,118 datasheet, PCA9633BS,118 pinout, PCA9633BS,118 application, or PCA9633BS,118 equivalent, key selection considerations include I²C address flexibility (7 hardware pins → 126 addresses), software-reset capability via SWRST call, OE pin support for hardware-synchronized dimming/blinking, and HVQFN16 package compatibility with high-density PCB layouts.
Technical Context
The PCA9633BS,118 implements dual-layer PWM control: individual 97 kHz PWM per LED channel enables precise brightness tuning across 256 linear steps, while the group PWM operates at either fixed 190 Hz (dimming mode) or programmable frequency (24 Hz–10.73 s) for synchronized blinking. Its Fm+ interface supports up to 1 MHz clock rate and drives buses up to 4000 pF with 30 mA SDA drive strength.
Register-based configuration includes MODE1/MODE2 for sleep control, output polarity (INVRT), output structure (OUTDRV), and OE behavior (OUTNE[1:0]); LEDOUT register selects per-channel states (off/on/individual/group); and GRPFREQ/GRPPWM jointly define global blink timing and duty cycle when DMBLNK = 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Interface | Fm+ compliant, up to 1 MHz - enables high-speed bus communication and dense multi-device networks |
| Individual PWM | 97 kHz, 256-step (8-bit) duty cycle (0–99.6%) - provides flicker-free, fine-grained LED brightness control |
| Group PWM | 190 Hz fixed (dimming) or 24 Hz–10.73 s programmable (blinking), 256-step duty cycle - allows synchronized global intensity or blink effects |
| Output Drive | Totem-pole: 25 mA sink / 10 mA source at 5 V; open-drain: 25 mA sink at 5 V - supports direct LED drive or external driver interfacing |
| Supply Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, 3.3 V logic, and 5 V systems without level shifting |
| Input Tolerance | 5.5 V tolerant on all inputs - eliminates need for external clamping on mixed-voltage I²C buses |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and consumer portable equipment environments |
Pinout & Package
HVQFN16 package (4 × 4 × 0.85 mm, no leads, exposed thermal pad); VSS connected to both pin 7 and exposed center pad - requires soldering pad to PCB ground plane with thermal vias for reliable operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LED0–LED3 (pins 1–4) | LED driver outputs | Configurable as totem-pole or open-drain; each drives up to 25 mA directly into LEDs |
| A0–A1 (pins 15–16), A2–A6 (pins 5–6, 9, 12–13) | I²C hardware address inputs | 7-pin address mapping enables up to 126 unique device addresses on shared bus |
| VSS (pin 7) | Ground reference | Must be connected to system ground; exposed pad also tied to VSS for thermal/electrical integrity |
| OE (pin 8) | Active-low output enable | Hardware control to force all outputs to defined state (1/0/high-Z); enables synchronized dimming/blinking across multiple devices |
| SCL/SDA (pins 10–11) | I²C bus interface | Fm+ compliant; SDA has 30 mA drive strength to support >4000 pF bus capacitance |
| VDD (pin 14) | Power supply | Accepts 2.3–5.5 V; internal regulator powers oscillator and logic; no external components required |
Key Features
| Feature | Design Value |
|---|---|
| Software Reset (SWRST) | Reset via I²C address 06h (R/W = 0) - restores all registers to POR defaults without power cycle |
| LED Group/Sub Call Addresses | One All Call (E0h) + three Sub Call (E2h/E4h/E8h) addresses - enables simultaneous control of LED groups (e.g., all reds) with minimal I²C traffic |
| Output State Update Timing | Configurable to change on STOP or ACK command - ensures atomic, glitch-free updates across multiple registers |
| Noise Immunity | Integrated noise filters on SDA/SCL + edge-rate control on outputs - improves robustness in noisy EMI environments |
| Hot Insertion Support | Internal power-on reset and glitch-free startup - allows safe insertion into live I²C buses without bus contention |
Applications
| RGB Status Indicators | Keypad Backlight Control |
|---|---|
Use Scenario: Multi-color status feedback on industrial HMI panels requiring distinct visual states (e.g., green=ready, red=alarm, amber=warning). IC Role / Device Role / Timing Role: PCA9633BS,118 acts as RGBA LED driver with independent 97 kHz PWM per channel and group blink synchronization via OE pin. Use Value: Enables smooth color transitions and consistent blink timing across all indicators using single I²C command sequences and hardware OE coordination. |
Use Scenario: Uniform backlighting for membrane keypads in battery-powered handheld devices with dynamic brightness adjustment. IC Role / Device Role / Timing Role: PCA9633BS,118 serves as low-power LED controller with 2.3 V minimum supply and software-programmable group dimming (190 Hz). Use Value: Extends battery life via precise 256-step dimming and reduces firmware overhead through I²C Sub Call addressing of keypad zones. |
| LED Display Segments | Cellular Phone UI Lighting |
Use Scenario: Driving discrete LED segments in compact alphanumeric displays where space limits discrete drivers. IC Role / Device Role / Timing Role: PCA9633BS,118 functions as 4-channel constant-current sink with 5.5 V-tolerant outputs for direct connection to segment anodes/cathodes. Use Value: Eliminates external current-limiting resistors and supports mixed-voltage display interfaces without level shifters. |
Use Scenario: Dynamic UI lighting in smartphones including notification pulses, charging indicators, and ambient light-adaptive backlighting. IC Role / Device Role / Timing Role: PCA9633BS,118 provides synchronized blinking (via GRPFREQ/GRPPWM) and brightness scaling (via PWMx) under host MCU control. Use Value: Enables user-customizable lighting effects with minimal MCU intervention using All Call and Sub Call I²C addressing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC59116IPWPR | 16-channel, 12-bit PWM, 1.8–5.5 V supply, no OE pin, I²C up to 400 kHz | Higher channel count and resolution but lacks hardware OE and Fm+ speed; no group blink frequency programming | Select when >4 channels or finer grayscale (4096 steps) is required; avoid when synchronized hardware dimming or 1 MHz bus is needed |
| IS31FL3728-QFLS4-TR | 28-channel, 8-bit PWM, 2.7–5.5 V, integrated auto-breathing, no hardware address pins | Higher integration for complex lighting but uses QSPI interface and fixed 32 Hz group blink; no I²C address flexibility | Select for large-scale RGB matrix control with breathing effects; avoid when I²C address scalability or OE-driven synchronization is critical |
Compared with TLC59116IPWPR and IS31FL3728-QFLS4-TR, the PCA9633BS,118 uniquely balances 4-channel precision, Fm+ bus speed, 7-pin I²C address configurability, and hardware OE for deterministic multi-device timing - making it optimal for compact, cost-sensitive RGBA indicator systems.
Availability
PCA9633BS,118 is available at Aetrix Electronics and suitable for RGB status indicators, keypad backlights, LED display segments, and cellular phone UI lighting requiring stable component supply across industrial and consumer production cycles.
Supply support for PCA9633BS,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with broad analog, digital, and mixed-signal product portfolios.
The PCA9633BS,118 belongs to NXP's Fm+ I²C LED driver family, designed specifically for space-constrained, low-power RGBA lighting systems requiring high bus density, precise brightness control, and hardware-synchronized effects.
FAQ
What is the function of the OE pin on the PCA9633BS,118?
The OE (Output Enable) pin on the PCA9633BS,118 is an active-low hardware control that globally enables or disables all four LED outputs. When OE is LOW, outputs follow the LEDOUT register settings; when HIGH, outputs assume a software-defined state (1, 0, or high-Z) per MODE2's OUTNE[1:0] bits. This enables synchronized dimming or blinking across multiple PCA9633BS,118 devices using a common external clock signal - a capability exclusive to the 16-pin versions like PCA9633BS,118.
How many I²C addresses can the PCA9633BS,118 support?
The PCA9633BS,118 supports up to 126 unique I²C slave addresses via seven hardware address pins (A0–A6). Two reserved addresses (Software Reset and LED All Call) are excluded from general use, leaving 126 configurable options. Additionally, it supports one LED All Call address (E0h) and three programmable Sub Call addresses (E2h, E4h, E8h), enabling grouped I²C commands - all accessible without modifying the PCA9633BS,118's physical address pins.
Does the PCA9633BS,118 support both totem-pole and open-drain output configurations?
Yes, the PCA9633BS,118 supports both output structures via the OUTDRV bit (bit 2) in the MODE2 register. When OUTDRV = 1 (default), outputs operate in totem-pole mode (25 mA sink / 10 mA source at 5 V); when OUTDRV = 0, they switch to open-drain mode (25 mA sink only). This flexibility allows direct driving of standard LEDs or interfacing with external high-current drivers - critical for applications requiring higher voltage or current than the PCA9633BS,118's native 25 mA limit.
What is the purpose of the GRPFREQ and GRPPWM registers in the PCA9633BS,118?
The GRPPWM and GRPFREQ registers in the PCA9633BS,118 jointly control global LED behavior. When DMBLNK = 0 (dimming mode), GRPPWM sets a 190 Hz group duty cycle (0–99.6%) applied uniformly across all four channels. When DMBLNK = 1 (blinking mode), GRPPWM defines the ON/OFF ratio while GRPFREQ programs the blink period from 41 ms (24 Hz) to 10.73 s - enabling precise, software-controlled synchronization of blinking effects across multiple PCA9633BS,118 devices without MCU intervention.
Can the PCA9633BS,118 be reset over the I²C bus?
Yes, the PCA9633BS,118 supports Software Reset (SWRST) via I²C address 06h with R/W = 0. This command resets all internal registers to their power-on default values - identical to a hardware power-on reset - restoring LED outputs to HIGH (off), MODE1/MODE2 to defaults, and PWM/GRPPWM registers to zero or full-scale values. This feature enables rapid reconfiguration of the PCA9633BS,118 during runtime without cycling VDD, simplifying firmware recovery and initialization sequences.
PCA9633BS,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Power Switch
- Topology:
- -
- Internal Switch(s):
- Yes
- Number of Outputs:
- 4
- Voltage - Supply (Min):
- 2.3V
- Voltage - Supply (Max):
- 5.5V
- Voltage - Output:
- 5.5V
- Current - Output / Channel:
- 25mA
- Frequency:
- -
- Dimming:
- I2C
- Applications:
- Backlight
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HVQFN (4x4)
PCA9633BS,118 FAQ
1.How can I place an order for PCA9633BS,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9633BS,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9633BS,118 reliable?
The price and inventory of PCA9633BS,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9633BS,118 is usually 5 days.
3.What payment methods are accepted for PCA9633BS,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9633BS,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9633BS,118?
PCA9633BS,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9633BS,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9633BS,118?
For technical support, including PCA9633BS,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9633BS,118 requirements.
6.How does Aetrix verify that PCA9633BS,118 is sourced from the original manufacturer or authorized distributors?
All PCA9633BS,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9633BS,118 meets industry standards.
7.What is the process for return or replacement of PCA9633BS,118?
All PCA9633BS,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9633BS,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9633BS,118 part is unused and in its original packaging.
Return procedure for PCA9633BS,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9633BS,118 Tags

-
BCR402RE6327HTSA1
Infineon Technologies

-
BCR430UXTSA2
Infineon Technologies

-
BCR420UE6433HTMA1
Infineon Technologies

-
BCR420UE6327HTSA1
Infineon Technologies

-
BCR421UE6327HTSA1
Infineon Technologies

-
LYT1604D-TL
Power Integrations

-
HV9910CLG-G
Microchip Technology

-
CL2N8-G
Microchip Technology

-
BCR420UW6-7
Diodes Incorporated

-
BCR421UW6-7
Diodes Incorporated

-
BCR420UFD-7
Diodes Incorporated

-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

