NXP Semiconductors PCA9673DB,118
- Part No.:
- PCA9673DB,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
PCA9673DB,118.pdf
- Description:
- IC XPNDR 1MHZ I2C 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,555
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9673DB,118 from NXP Semiconductors is a 16-bit remote I/O expander for Fast-mode Plus (Fm+) I²C-bus systems, providing quasi-bidirectional port expansion with interrupt and hardware reset functionality. It operates from 2.3 V to 5.5 V, supports 1 MHz I²C-bus speed, delivers 25 mA sink per I/O, and features 400 mA total package sink capacity-enabling direct LED PWM dimming in signage and industrial control panels.
For engineers reviewing the PCA9673DB,118 datasheet, PCA9673DB,118 pinout, PCA9673DB,118 application, or PCA9673DB,118 equivalent, this device serves as a drop-in upgrade over PCF8575 with higher bus speed, stronger drive, expanded address space (16 options), and active-low RESET replacing A2-critical for robust embedded I/O management where bus loading, timing-critical LED control, and fault-recovery sequencing matter.
Technical Context
The PCA9673DB,118 implements a latch-based quasi-bidirectional I/O architecture with internal Power-On Reset (POR) and dedicated active-low RESET input, enabling deterministic initialization without external circuitry. Its I²C interface complies with Standard- and Fast-mode Plus specifications, supporting 1 MHz operation on buses up to 4000 pF with 30 mA SDA sink capability.
Each of its 16 I/Os defaults to high-impedance input at power-up and supports latched output mode with 25 mA sink per pin; the open-drain INT output asserts on any port edge change and clears automatically upon read/write access or port state restoration-eliminating polling overhead in microcontroller systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | 1 MHz Fast-mode Plus-enables real-time LED PWM dimming and reduces I/O polling latency vs. 400 kHz alternatives. |
| Supply Voltage Range | 2.3 V to 5.5 V with 5.5 V tolerant I/Os-supports mixed-voltage system integration without level shifters. |
| Per-Pin Sink Current | 25 mA-sufficient for direct driving of standard LEDs or logic-level loads without external buffers. |
| Total Package Sink | 400 mA-allows simultaneous activation of all 16 I/Os at full 25 mA, e.g., full-row LED display segments. |
| Slave Addresses | 16 programmable via AD0/AD1 pins-reduces address conflict risk in dense multi-device I²C networks. |
| Interrupt Output | Active-low open-drain INT-connects directly to MCU interrupt pins; auto-clears on port read/write or state restoration. |
| Reset Input | Active-low RESET pin-provides hardware-initiated register and I²C state machine reset independent of bus activity. |
| Operating Temperature | −40 °C to +85 °C-qualified for industrial control, medical equipment, and telecom infrastructure environments. |
Pinout & Package
PCA9673DB,118 is supplied in a 24-pin SOIC package (SO24, SOT137-1), 7.5 mm body width, with gull-wing leads and standard JEDEC outline. Pin numbering follows conventional SOIC orientation with pin 1 index marker at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INT | Interrupt output | Active-low open-drain signal indicating port state change; requires external pull-up to VDD. |
| AD1, AD0 | Slave address inputs | Binary-select 1 of 16 I²C addresses; no internal pull-ups-must be externally biased to VDD or VSS. |
| RESET | Hardware reset input | Active-low asynchronous reset; holds registers and I²C state machine in default condition until released. |
| P00–P07, P10–P17 | Quasi-bidirectional I/O ports | 16 individually configurable pins; default to high-impedance inputs at power-up; support latched output with 25 mA sink. |
| VDD, VSS | Power supply terminals | VDD accepts 2.3–5.5 V; VSS is ground reference-both required for operation and thermal stability. |
| SDA, SCL | I²C bus interface | Open-drain bidirectional data line (SDA) and clock input (SCL); require external pull-up resistors. |
Key Features
| Feature | Design Value |
|---|---|
| 1 MHz Fm+ I²C interface | Enables faster I/O updates than legacy 400 kHz expanders-critical for time-sensitive LED dimming and sensor polling. |
| 400 mA total sink capacity | Supports full concurrent activation of all 16 outputs at 25 mA each-ideal for LED matrix or indicator bank applications. |
| Programmable 16 slave addresses | Reduces I²C address collision in systems with multiple expanders-no external address jumpers needed beyond AD0/AD1. |
| Readable Device ID | Provides manufacturer (NXP), part identity (PCA9673), and die revision via reserved I²C address-enables firmware validation and BOM traceability. |
| ESD & latch-up robustness | 2000 V HBM / 1000 V CDM ESD rating and >100 mA latch-up immunity-ensures reliability in handling-prone industrial assembly and field deployment. |
Applications
| LED Signs and Displays | Servers |
|---|---|
Use Scenario: Driving multiplexed LED segments in large-format outdoor signage with dynamic brightness control. IC Role / Device Role / Timing Role: Remote I/O expander managing 16-channel LED current sinks with synchronized PWM dimming via 1 MHz I²C updates. Use Value: Eliminates need for discrete transistors or LED drivers per segment while maintaining precise intensity control across temperature ranges. | Use Scenario: Monitoring and controlling front-panel status indicators, fan speed signals, and hot-swap enable lines in rack-mounted servers. IC Role / Device Role / Timing Role: System management I/O hub interfacing with baseboard management controller (BMC) via I²C with interrupt-driven event reporting. Use Value: Reduces BMC polling load and enables immediate response to hardware faults (e.g., fan failure, overtemperature) without bus contention. |
| Industrial PLCs | Medical Equipment Panels |
Use Scenario: Expanding digital input/output points for sensor monitoring and actuator control in compact programmable logic controllers. IC Role / Device Role / Timing Role: Deterministic I/O node with hardware RESET and POR ensuring safe startup and recovery after brownout or watchdog timeout. Use Value: Guarantees known I/O state at boot and during fault conditions-meeting SIL-2 functional safety prerequisites for auxiliary control paths. | Use Scenario: Managing user-interface LEDs, button debouncing, and alarm indicators on diagnostic imaging or patient monitor front panels. IC Role / Device Role / Timing Role: Low-power, ESD-hardened I/O expander interfacing with ARM-based UI controller under strict EMC and reliability requirements. Use Value: Delivers certified 2000 V HBM/1000 V CDM protection and −40 °C to +85 °C operation-supporting regulatory compliance (IEC 60601-1). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar remote I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9674DB,118 | Same 24-pin SO24 package and 16-bit I/O architecture but includes internal pull-up resistors on AD0/AD1 pins-reducing external component count. | Lacks hardware RESET pin; uses A2 address pin instead-unsuitable where deterministic reset sequencing is required. | Select PCA9674DB,118 only when address pin biasing simplification outweighs loss of hardware reset control. |
| PCF8575T/3,118 | Legacy 400 kHz I²C speed, 3 mA SDA drive, 100 mA total sink, and no RESET pin-requires external reset circuitry and bus buffers for high-load networks. | Only 8 slave addresses available; no Device ID read capability-limits scalability and firmware identification in complex systems. | Choose PCF8575T/3,118 only for cost-sensitive, low-speed, low-node-count designs where upgrade path to Fm+ is not planned. |
Compared with PCA9674DB,118, PCA9673DB,118 provides hardware RESET for fail-safe initialization but requires external AD0/AD1 biasing; versus PCF8575T/3,118, it delivers 2.5× bus speed, 4× sink capacity, and integrated interrupt/reset-making it essential for responsive, high-density I/O systems.
Availability
PCA9673DB,118 is available at Aetrix Electronics and suitable for LED signage, industrial PLCs, and medical equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PCA9673DB,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in I²C ecosystem components and embedded interface IP.
The PCA9673DB,118 belongs to NXP's Fast-mode Plus I²C remote I/O expander product line, designed specifically for high-reliability embedded systems needing deterministic reset, interrupt-driven I/O management, and scalable bus topology without performance bottlenecks.
FAQ
What is the maximum I²C-bus speed supported by the PCA9673DB,118?
The PCA9673DB,118 supports Fast-mode Plus (Fm+) I²C operation at up to 1 MHz-2.5× faster than standard Fast-mode devices. This speed enables rapid LED PWM updates and low-latency sensor data acquisition. The PCA9673DB,118 achieves this with 30 mA SDA sink capability, allowing reliable communication on heavily loaded buses up to 4000 pF without external bus buffers.
Does the PCA9673DB,118 include a hardware reset function?
Yes, the PCA9673DB,118 features an active-low RESET input pin that asynchronously resets all internal registers and the I²C-bus state machine to their power-up defaults. This hardware reset is independent of bus activity and complements the internal Power-On Reset (POR). The PCA9673DB,118 requires the RESET pin to be held LOW for a minimum duration (tw(rst)) to ensure proper initialization-critical for fail-safe recovery in industrial control systems.
How many I²C slave addresses does the PCA9673DB,118 support?
The PCA9673DB,118 supports 16 programmable slave addresses using the AD0 and AD1 address pins. These pins accept binary inputs (VDD/VSS) to select one of 16 unique 7-bit addresses ranging from 0x28 to 0x5E in hexadecimal. The PCA9673DB,118 excludes reserved I²C addresses (e.g., General Call 0x00 and Device ID 0xF8), ensuring compatibility in multi-device networks without address conflicts.
Can the PCA9673DB,118 directly drive LEDs?
Yes, the PCA9673DB,118 can directly drive LEDs with up to 25 mA sink current per I/O pin and 400 mA total package sink capacity. Its quasi-bidirectional ports default to inputs at power-up and support latched output mode-allowing sustained LED current without continuous MCU intervention. The PCA9673DB,118's 1 MHz I²C interface enables precise PWM dimming control, making it suitable for LED signage, status indicators, and backlight management.
What is the purpose of the INT pin on the PCA9673DB,118?
The INT pin on the PCA9673DB,118 is an active-low open-drain interrupt output that signals port state changes (rising or falling edges) to the host microcontroller. It eliminates polling overhead by allowing the MCU to enter low-power sleep until an I/O event occurs. The PCA9673DB,118 automatically deasserts INT upon reading or writing the affected port-or when the port returns to its original logic level-ensuring clean, self-clearing event notification.
PCA9673DB,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 100µA, 25mA
- Clock Frequency:
- 1 MHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
PCA9673DB,118 FAQ
1.How can I place an order for PCA9673DB,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9673DB,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9673DB,118 reliable?
The price and inventory of PCA9673DB,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9673DB,118 is usually 5 days.
3.What payment methods are accepted for PCA9673DB,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9673DB,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9673DB,118?
PCA9673DB,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9673DB,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9673DB,118?
For technical support, including PCA9673DB,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9673DB,118 requirements.
6.How does Aetrix verify that PCA9673DB,118 is sourced from the original manufacturer or authorized distributors?
All PCA9673DB,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9673DB,118 meets industry standards.
7.What is the process for return or replacement of PCA9673DB,118?
All PCA9673DB,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9673DB,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9673DB,118 part is unused and in its original packaging.
Return procedure for PCA9673DB,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9673DB,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

