NXP Semiconductors PCA9673DK,118
- Part No.:
- PCA9673DK,118
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
PCA9673DK,118.pdf
- Description:
- IC XPNDR 1MHZ I2C 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,227
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9673DK,118 from NXP Semiconductors is a 16-bit remote I/O expander for Fast-mode Plus (Fm+) I²C-bus systems, providing quasi-bidirectional I/O ports with 25 mA sink per pin, active-low open-drain interrupt (INT), and hardware RESET input. It operates from 2.3 V to 5.5 V, supports 1 MHz I²C-bus communication, and delivers 400 mA total package sink capacity-enabling direct LED PWM dimming in signage and industrial HMI applications.
For engineers reviewing the PCA9673DK,118 datasheet, PCA9673DK,118 pinout, PCA9673DK,118 application, or PCA9673DK,118 equivalent, this device serves as a drop-in upgrade over PCF8575 with higher bus speed, greater drive strength, expanded slave addressing (16 options), and integrated reset functionality-critical for robust embedded I/O expansion where bus loading, timing margin, and fault recovery matter.
Technical Context
The PCA9673DK,118 implements a quasi-bidirectional I/O architecture with latched outputs and internal pull-up current sources (Itrt(pu) = 100 µA), enabling fast rising edges on heavily loaded lines without external components. Its I²C interface complies with Fast-mode Plus (1 MHz) and Standard-mode (100 kHz), with SDA capable of sinking 30 mA into 4000 pF buses.
Interrupt generation is edge-triggered on any port input change (rising or falling), and the INT line is automatically cleared upon read/write access to the triggering port or when port state reverts to its prior value. Reset is supported via both internal Power-On Reset (POR), external active-low RESET pin (tw(rst) min), and software-initiated General Call sequence (00h + 06h).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | 1 MHz Fast-mode Plus - enables high-throughput I/O updates for real-time LED dimming and sensor polling. |
| Supply Voltage Range | 2.3 V to 5.5 V - supports mixed-voltage system integration with 5.5 V tolerant I/Os. |
| Port Drive Strength | 25 mA sink per I/O - drives standard LEDs directly without external transistors. |
| Total Sink Capacity | 400 mA package limit - allows all 16 outputs active simultaneously at 25 mA each. |
| Slave Addresses | 16 programmable options via AD0/AD1 - reduces address conflicts in multi-device I²C networks. |
| Interrupt Output | Active-low open-drain INT - connects directly to microcontroller IRQ pins with external pull-up. |
| Reset Inputs | Dual reset: hardware RESET pin (active LOW) and software reset via General Call (00h + 06h). |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial control and medical equipment environments. |
Pinout & Package
PCA9673DK,118 is supplied in HVQFN24 (4 × 4 × 0.85 mm) package with exposed thermal pad. Pin 1 is index-marked; VSS connects to both pin 9 and the center thermal pad, which must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INT (Pin 22) | Interrupt output | Active-low open-drain signal informs host MCU of port state changes without polling. |
| RESET (Pin 24) | Hardware reset input | Asynchronous active-low reset that forces I/Os to high-impedance inputs and clears registers. |
| AD0 / AD1 (Pins 18, 23) | Slave address inputs | Set one of 16 I²C addresses; no internal pull-ups - require external biasing. |
| P00–P07 / P10–P17 (Pins 1–8, 10–17) | Quasi-bidirectional I/O ports | 16 independent pins default to inputs at power-up; sink up to 25 mA each with latch control. |
| SDA (Pin 20) | I²C serial data | Open-drain bidirectional line with 30 mA sink capability - supports long or capacitive buses. |
| SCL (Pin 19) | I²C serial clock | Input-only clock line synchronized to master; enables 1 MHz Fm+ timing compliance. |
| VDD (Pin 21) | Power supply | 2.3–5.5 V operation; powers internal logic and I/O drivers. |
| VSS (Pin 9) | Ground reference | Must connect to system ground and thermal pad; critical for ESD performance and thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| 16-bit quasi-bidirectional I/O | Latched ports default to inputs at power-up; configurable per-pin as input or output without direction register. |
| Fm+ I²C interface (1 MHz) | Enables faster I/O updates than PCF8575 (400 kHz), reducing latency in LED dimming and sensor feedback loops. |
| 400 mA total sink capacity | Supports full 16-pin LED matrix activation at 25 mA/pin - eliminates need for external driver arrays. |
| Programmable 16 slave addresses | AD0/AD1 allow flexible I²C topology scaling without address collisions across multiple PCA9673DK,118 devices. |
| Readable Device ID | 24-bit read-only ID (manufacturer, part ID, revision) accessible via reserved I²C address - aids firmware identification and BOM traceability. |
| ESD & latch-up robustness | 2000 V HBM / 1000 V CDM ESD rating and >100 mA JEDEC JESD78 latch-up immunity - suitable for harsh industrial environments. |
Applications
| LED Signage & Displays | Servers & Data Centers |
|---|---|
Use Scenario: Driving 16-segment alphanumeric displays and RGB LED backlights in outdoor signage cabinets. IC Role / Device Role / Timing Role: Remote I/O expander with PWM-capable 25 mA sinks and 1 MHz I²C update rate for flicker-free brightness control. Use Value: Eliminates need for discrete MOSFETs or shift registers; 400 mA total sink supports full display activation while maintaining thermal safety. |
Use Scenario: Monitoring fan status, temperature sensors, and power rail sequencing in rack-mounted servers. IC Role / Device Role / Timing Role: Fault-detecting I/O hub with edge-triggered INT line to alert BMC of hot-swap events or thermal faults without bus polling. Use Value: Reduces I²C bus traffic by >70% versus polled monitoring; hardware RESET ensures deterministic recovery after brownout. |
| Industrial PLCs | Medical Equipment Panels |
Use Scenario: Interfacing pushbuttons, limit switches, and indicator LEDs in modular PLC I/O modules. IC Role / Device Role / Timing Role: Isolated digital I/O node with 2.3–5.5 V operation and −40 °C to +85 °C range for DIN-rail mounted controllers. Use Value: Quasi-bidirectional architecture simplifies wiring; 16 programmable addresses support daisy-chained I/O expansion without jumpers. |
Use Scenario: Controlling front-panel LEDs, touch-sensitive overlay indicators, and alarm buzzers in diagnostic imaging devices. IC Role / Device Role / Timing Role: Safety-critical I/O expander with readable Device ID for firmware validation and ESD-hardened I/O (2000 V HBM). Use Value: Prevents misconfiguration via unique ID verification; interrupt-driven event reporting meets IEC 62304 response time requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar remote I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8575T/3,118 | 400 kHz I²C max, 3 mA SDA sink, 100 mA total sink, no RESET pin (A2 used for address), 8 slave addresses. | Limited to low-speed, low-drive applications; unsuitable for LED dimming or dense I²C networks. | Select only if legacy compatibility or cost sensitivity outweighs performance needs; not drop-in due to pinout and RESET absence. |
| PCA9674BS,118 | Same package and pinout; adds individual port polarity inversion and configurable interrupt masking per port. | Required for applications needing selective interrupt suppression (e.g., debounce filtering in noisy industrial settings). | Choose when advanced interrupt control or polarity flexibility is needed; otherwise PCA9673DK,118 offers optimal cost/performance balance. |
Compared with PCF8575T/3,118, PCA9673DK,118 delivers 2.5× higher I²C bandwidth and 4× sink capacity-critical for real-time LED control. Versus PCA9674BS,118, it trades advanced interrupt features for lower gate count and reduced firmware complexity in basic I/O expansion roles.
Availability
PCA9673DK,118 is available at Aetrix Electronics and suitable for industrial control, medical equipment, and LED signage requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for PCA9673DK,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in I²C peripherals and embedded interface IP.
The PCA9673DK,118 belongs to NXP's Fast-mode Plus I²C I/O expander product line, designed specifically for high-reliability embedded systems needing scalable, interrupt-driven digital I/O expansion with minimal MCU resource overhead.
FAQ
What is the maximum I²C bus speed supported by PCA9673DK,118?
The PCA9673DK,118 supports Fast-mode Plus (Fm+) I²C operation up to 1 MHz, significantly exceeding the 400 kHz limit of legacy expanders like PCF8575. This enables faster I/O updates for time-sensitive applications such as LED PWM dimming and real-time sensor polling. The SDA line is rated for 30 mA sink into 4000 pF buses, ensuring signal integrity at full speed. PCA9673DK,118 maintains backward compatibility with Standard-mode (100 kHz) and Fast-mode (400 kHz) hosts.
How does the RESET pin on PCA9673DK,118 differ from the PCF8575?
Unlike the PCF8575-which uses pin 2 (A2) as a third address bit-the PCA9673DK,118 replaces A2 with an active-low hardware RESET input (pin 24). This allows synchronous system-level reset of I/O states without relying on I²C bus availability. Holding RESET low for tw(rst) (min 100 ns) forces all ports to high-impedance inputs and clears internal registers. PCA9673DK,118 retains Power-On Reset and software reset via General Call (00h + 06h) for comprehensive fault recovery.
Can PCA9673DK,118 directly drive LEDs, and what is its total current limit?
Yes, PCA9673DK,118 can directly drive LEDs with 25 mA sink capability per I/O pin (P00–P07, P10–P17), eliminating external driver transistors in most designs. Its total package sink capacity is 400 mA-sufficient to activate all 16 outputs simultaneously at full 25 mA. This makes PCA9673DK,118 ideal for LED signage, status indicators, and backlight control. Thermal design must ensure junction temperature remains within −40 °C to +85 °C limits under sustained load.
What is the function of the INT pin on PCA9673DK,118, and how is it triggered?
The INT pin on PCA9673DK,118 is an active-low open-drain interrupt output that signals port state changes to the host microcontroller. It triggers on any rising or falling edge at any input-capable I/O pin, reducing I²C polling overhead. The interrupt is automatically cleared when the host reads or writes the affected port, or when the port reverts to its original logic level. PCA9673DK,118 supports wired-OR connection of multiple devices to a single MCU IRQ line, enabling scalable I/O monitoring.
How many I²C slave addresses does PCA9673DK,118 support, and how are they configured?
PCA9673DK,118 supports 16 unique I²C slave addresses, selected using AD0 and AD1 pins (pins 18 and 23). Each pin accepts VDD or VSS to set binary combinations (00 to 11), yielding four base addresses (28h, 2Ah, 2Ch, 2Eh), each with four variants depending on SCL/SDA biasing-totaling 16 options. No internal pull-ups exist on AD0/AD1, so external resistors are required. Reserved addresses (General Call 00h, Device ID F8h–FBh) must be avoided to prevent bus conflicts. PCA9673DK,118 ensures reliable multi-device I²C networks without address collisions.
PCA9673DK,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 100µA, 25mA
- Clock Frequency:
- 1 MHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
PCA9673DK,118 FAQ
1.How can I place an order for PCA9673DK,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9673DK,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9673DK,118 reliable?
The price and inventory of PCA9673DK,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9673DK,118 is usually 5 days.
3.What payment methods are accepted for PCA9673DK,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9673DK,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9673DK,118?
PCA9673DK,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9673DK,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9673DK,118?
For technical support, including PCA9673DK,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9673DK,118 requirements.
6.How does Aetrix verify that PCA9673DK,118 is sourced from the original manufacturer or authorized distributors?
All PCA9673DK,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9673DK,118 meets industry standards.
7.What is the process for return or replacement of PCA9673DK,118?
All PCA9673DK,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9673DK,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9673DK,118 part is unused and in its original packaging.
Return procedure for PCA9673DK,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9673DK,118 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

