NXP Semiconductors PCA9675DB,112
- Part No.:
- PCA9675DB,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
PCA9675DB,112.pdf
- Description:
- IC XPNDR 1MHZ I2C 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,083
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The PCA9675DB,112 from NXP Semiconductors is a 16-bit remote I/O expander for Fast-mode Plus (Fm+) I²C-bus systems, providing quasi-bidirectional I/O ports with 25 mA sink per pin, 400 mA total package sink capacity, and 1 MHz I²C-bus operation. It integrates an active-low open-drain interrupt output (INT), 64 programmable slave addresses via AD0–AD2, and operates from 2.3 V to 5.5 V with 5.5 V-tolerant I/Os-enabling direct LED PWM dimming and high-density bus expansion in industrial control panels.
For engineers reviewing the PCA9675DB,112 datasheet, PCA9675DB,112 pinout, PCA9675DB,112 application, or PCA9675DB,112 equivalent, key selection criteria include its Fm+ I²C speed advantage over PCF8575, latched output architecture for stable LED drive, interrupt-driven port change detection, and compatibility with SO24, TSSOP24, HVQFN24, and DHVQFN24 packages.
Technical Context
The PCA9675DB,112 implements a quasi-bidirectional I/O architecture where all 16 pins (P00–P07, P10–P17) default to inputs at power-up and support independent input/output configuration without direction-control lines. Its internal Power-On Reset (POR) and software reset (via General Call address 00h + data byte 06h) ensure deterministic initialization.
It features an interrupt logic block that asserts INT on any rising or falling edge of input port states, with automatic deactivation upon read/write access to the triggering port. The device supports Device ID read (manufacturer, part ID, revision) using reserved address 1111100Xb, enabling firmware-level device identification and version validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C-bus Speed | 1 MHz Fast-mode Plus - enables faster I/O updates and higher LED PWM resolution than 400 kHz standard devices. |
| I/O Sink Current | 25 mA per pin - sufficient for direct driving of standard LEDs without external buffers. |
| Total Package Sink | 400 mA - supports simultaneous illumination of all 16 × 25 mA LEDs. |
| Supply Voltage | 2.3 V to 5.5 V - interoperable across 3.3 V and 5 V microcontroller domains with 5.5 V-tolerant I/Os. |
| Slave Addresses | 64 programmable options (via AD0/AD1/AD2) - eliminates address conflicts in multi-device I²C systems. |
| Interrupt Output | Active-low open-drain INT - allows wired-OR connection of multiple expanders to a single MCU interrupt line. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and embedded control environments. |
Pinout & Package
PCA9675DB,112 is supplied in SO24 package (SOT137-1), a plastic small outline package with 24 leads and 7.5 mm body width. Pin numbering follows standard SOIC layout with pin 1 at top-left corner (index mark).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INT (Pin 1) | Interrupt output | Active-low open-drain signal indicating port state change; requires external pull-up for MCU interface. |
| AD1 (Pin 2) | Address input | Configures bit A1 of 7-bit slave address; tied HIGH/LOW to select one of 64 device addresses. |
| AD2 (Pin 3) | Address input | Configures bit A2 of 7-bit slave address; used with AD0/AD1 for full address mapping. |
| P00–P07 (Pins 4–11) | Quasi-bidirectional I/O | Port 0 pins; default HIGH at power-up; sink up to 25 mA each; latch outputs for stable LED drive. |
| VSS (Pin 12) | Ground | Primary supply ground reference; must be connected to system GND for proper operation. |
| P10–P17 (Pins 13–20) | Quasi-bidirectional I/O | Port 1 pins; functionally identical to P00–P07; supports 16-bit parallel I/O expansion. |
| AD0 (Pin 21) | Address input | Configures bit A0 of 7-bit slave address; completes 3-bit address selection (A0–A2). |
| SCL (Pin 22) | I²C clock input | Master-generated clock signal; supports up to 1 MHz timing with internal filtering. |
| SDA (Pin 23) | I²C data I/O | Open-drain bidirectional data line; 30 mA sink capability supports heavy bus capacitance (4000 pF). |
| VDD (Pin 24) | Supply voltage | 2.3–5.5 V core and I/O supply; powers internal logic, I/O drivers, and POR circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| Latched output architecture | Prevents bus contention and ensures stable logic levels during I²C transactions; eliminates need for external pull-ups on outputs. |
| Fm+ I²C interface (1 MHz) | Enables real-time LED dimming control and reduces I/O update latency by 2.5× versus 400 kHz Fast-mode devices. |
| 64 slave addresses | Supports up to 64 expanders on a single I²C bus without address conflict-ideal for large-scale industrial I/O systems. |
| Device ID read capability | Provides manufacturer (NXP), part identity (PCA9675), and die revision via reserved I²C address-enables firmware validation and field diagnostics. |
| Power-on Reset & software reset | Ensures known initial state after power-up or remote recovery; software reset (00h + 06h) avoids hardware reset lines. |
Applications
| Industrial PLC I/O Expansion | LED Display Backplane Control |
|---|---|
|
Use Scenario: Adding 16 digital I/O points to a compact PLC module for sensor monitoring and actuator control in factory automation cabinets. IC Role / Device Role / Timing Role: Remote I/O expander interfacing with main controller via I²C; provides interrupt-driven status reporting for fast response to limit switch or emergency stop events. Use Value: Reduces wiring complexity and PCB footprint versus discrete GPIO solutions; 1 MHz bus speed supports sub-millisecond polling cycles. |
Use Scenario: Driving 16-segment alphanumeric LED modules in point-of-sale terminals and kiosks with dynamic brightness control. IC Role / Device Role / Timing Role: Direct LED sink driver with latched outputs; uses I²C write bursts to update display segments and INT to signal button press events. Use Value: Eliminates external transistor arrays; 25 mA per pin and 400 mA total sink enable full-segment illumination without thermal derating. |
| Server Chassis Management | Gaming Machine Peripheral Interface |
|
Use Scenario: Monitoring fan tachometer signals, temperature sensor alerts, and power supply fault flags in 1U rack servers. IC Role / Device Role / Timing Role: Interrupt-capable I/O hub collecting asynchronous status changes from chassis sensors and forwarding them to BMC over I²C. Use Value: Low standby current and −40 °C to +85 °C rating ensure reliability in thermally constrained server environments. |
Use Scenario: Interfacing coin acceptors, bill validators, and button matrices in casino gaming machines requiring EMI-robust digital I/O. IC Role / Device Role / Timing Role: Industrial-grade I/O expander with 2000 V HBM ESD protection; handles noisy mechanical switch bounce and transient surges. Use Value: High ESD immunity and latch-based outputs prevent spurious interrupts during coin drop or button press events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar remote I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9674DB,112 | 8-bit I/O (vs. 16-bit); same 1 MHz Fm+, 25 mA/pin, and package options. | Suitable for space-constrained designs needing fewer I/Os; lower pin count simplifies routing but halves channel count. | Select when only 8 I/O lines are required and board area is critical; retains identical timing, voltage, and interrupt behavior. |
| PCF8575T/3,118 | 400 kHz Fast-mode I²C (vs. 1 MHz); 3 mA SDA sink (vs. 30 mA); 100 mA total sink (vs. 400 mA); 8 slave addresses (vs. 64). | Limited to low-speed, low-channel-count LED or relay control; cannot support PWM dimming or dense multi-device buses. | Choose only for legacy compatibility or cost-sensitive applications where 1 MHz speed and high sink current are unnecessary. |
Compared with PCA9674DB,112, the PCA9675DB,112 doubles I/O count without increasing package size or power; versus PCF8575T/3,118, it delivers 2.5× faster bus throughput, 10× higher SDA drive, and 4× greater total sink capacity-making it essential for modern high-density, real-time I/O systems.
Availability
PCA9675DB,112 is available at Aetrix Electronics and suitable for industrial PLCs, LED signage controllers, server management units, and gaming peripheral interfaces requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for PCA9675DB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in I²C interface IP and robust mixed-signal design.
The PCA9675DB,112 belongs to NXP's Fast-mode Plus I²C I/O expander product line, engineered specifically for high-reliability industrial control, LED lighting, and embedded systems demanding deterministic interrupt response and scalable bus architecture.
FAQ
What is the maximum I²C-bus speed supported by the PCA9675DB,112?
The PCA9675DB,112 supports Fast-mode Plus (Fm+) I²C operation up to 1 MHz. This is confirmed in the NXP datasheet Rev. 2 (October 2011), Section 2 "Features and benefits". The 1 MHz capability enables faster I/O updates and higher-resolution LED PWM dimming compared to standard 400 kHz Fast-mode devices like the PCF8575. The PCA9675DB,112 maintains full electrical compliance-including SDA sink strength (30 mA) and noise filtering-at this speed.
How many I/O pins does the PCA9675DB,112 provide, and what is their default state at power-up?
The PCA9675DB,112 provides 16 quasi-bidirectional I/O pins: P00–P07 and P10–P17. Per Section 8.1 of the datasheet, all I/Os default to HIGH at power-up due to internal Power-On Reset (POR) initialization. This ensures safe input mode operation immediately after power application, preventing unintended current flow or bus contention before firmware configures directionality. The PCA9675DB,112 retains this behavior regardless of supply voltage within its 2.3 V–5.5 V range.
Does the PCA9675DB,112 support interrupt-driven I/O change detection?
Yes, the PCA9675DB,112 features an active-low open-drain interrupt output (INT) that asserts on any rising or falling edge of input port states (Section 8.5). The interrupt is automatically cleared when the corresponding port register is read or written, enabling precise event capture without polling. This functionality is fully implemented in the PCA9675DB,112's silicon and requires only an external pull-up resistor on the INT line for MCU interfacing.
What package type is used for the PCA9675DB,112, and how does it differ from other PCA9675 variants?
The PCA9675DB,112 uses the SO24 package (SOT137-1), a plastic small outline package with 24 leads and 7.5 mm body width. This matches the PCA9675D variant listed in Table 1 of the datasheet. Unlike PCA9675PW (TSSOP24), PCA9675BQ (DHVQFN24), or PCA9675BS (HVQFN24), the PCA9675DB,112 is not pin-compatible with those QFN or thin-shrink packages-differences in lead pitch, thermal pad presence, and mechanical dimensions require separate PCB layouts.
Can the PCA9675DB,112 directly drive LEDs, and what is its per-pin and total sink capability?
Yes, the PCA9675DB,112 is designed for direct LED drive: each of its 16 I/O pins supports 25 mA sink current, and the entire device sustains 400 mA total package sink capacity (Section 2). This allows simultaneous illumination of all 16 LEDs at full brightness without external transistors. The PCA9675DB,112 achieves this via latched outputs and optimized output stage design-verified in the datasheet's Absolute Maximum Ratings and DC Characteristics tables.
PCA9675DB,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 100µA, 25mA
- Clock Frequency:
- 1 MHz
- Voltage - Supply:
- 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
PCA9675DB,112 FAQ
1.How can I place an order for PCA9675DB,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9675DB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9675DB,112 reliable?
The price and inventory of PCA9675DB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9675DB,112 is usually 5 days.
3.What payment methods are accepted for PCA9675DB,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9675DB,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9675DB,112?
PCA9675DB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9675DB,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9675DB,112?
For technical support, including PCA9675DB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9675DB,112 requirements.
6.How does Aetrix verify that PCA9675DB,112 is sourced from the original manufacturer or authorized distributors?
All PCA9675DB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9675DB,112 meets industry standards.
7.What is the process for return or replacement of PCA9675DB,112?
All PCA9675DB,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9675DB,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9675DB,112 part is unused and in its original packaging.
Return procedure for PCA9675DB,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9675DB,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

