NXP Semiconductors PCA9701PW,112
- Part No.:
- PCA9701PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9701PW,112.pdf
- Description:
- IC XPNDR 5MHZ SPI SERIAL 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,741
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9701PW,112 from NXP Semiconductors is a 16-bit SPI General Purpose Input (GPI) shift register with open-drain interrupt output, designed for automotive switch monitoring. It features 18 V tolerant inputs (with ≥100 kΩ series resistor), 2.5–5.5 V supply range, 2.5 µA max IDD, and operates from −40 °C to +125 °C. Used in body control modules to monitor up to 16 mechanical or solid-state switches under harsh battery conditions.
For engineers reviewing the PCA9701PW,112 datasheet, PCA9701PW,112 pinout, PCA9701PW,112 application, or PCA9701PW,112 equivalent, key selection criteria include 18 V input tolerance with external resistor, SPI interface timing at up to 5 MHz, interrupt masking capability via INT_EN, low quiescent current for ECU standby, and TSSOP24 package compatibility with automotive PCB layouts.
Technical Context
The PCA9701PW,112 implements a 16-bit parallel-input/serial-output shift register synchronized to SPI clock edges: CS falling edge captures input port status into the input status register and clears interrupt; first SCLK rising edge loads the shift register; subsequent rising edges shift data out via SDOUT. Input sampling occurs on the falling edge of SCLK, with SDIN featuring a 20 µA internal pull-down.
Its GPI architecture supports cyclic biasing for SBC wake-up extension, enabling ultra-low system current (e.g., 50 µA in sleep mode with UJA106x). The open-drain INT output supports wired-AND connection across multiple devices, while INT_EN allows selective interrupt disabling without affecting input sampling or SPI communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 2.5 V to 5.5 V - compatible with standard automotive microcontroller I/O domains and SBC V1 rails |
| Input Voltage Tolerance | 18 V with ≥100 kΩ series resistor - withstands double battery (32 V), reverse battery (−16 V), jump start (27 V), and load dump (40 V) |
| Supply Current (IDD) | Max 2.5 µA at VDD = 5.5 V - enables multi-year battery life in always-on vehicle modules |
| SPI Clock Frequency | Up to 5 MHz - supports fast polling of 16 inputs within <3.2 µs per full read cycle |
| Interrupt Response | Valid INT assertion within 100 ns of input change - ensures timely wake-up in low-power ECU states |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood and cabin-mounted automotive electronics |
| ESD Protection | 8 kV HBM, 350 V MM, 1000 V CDM - meets AEC-Q100 stress requirements for assembly and field operation |
Pinout & Package
TSSOP24 package (SOT355-1): plastic thin shrink small outline, 24 leads, 4.4 mm body width, 0.65 mm pitch, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDOUT (Pin 1) | 3-state serial data output | High-impedance when CS HIGH; drives MSB after first SCLK rising edge; requires external pull-up for SPI daisy-chaining |
| INT (Pin 2) | Open-drain interrupt output | Active LOW; asserted on input state change; cleared by CS falling edge; supports wired-AND with other PCA9701/PCA9702 devices |
| INT_EN (Pin 3) | Interrupt enable input | Logic HIGH enables INT; LOW disables INT and places output in high-impedance - enables dynamic interrupt masking without firmware overhead |
| IN0–IN15 (Pins 4–20) | General purpose input ports | 16 independent 18 V tolerant inputs; each includes ESD protection and threshold hysteresis (min 225 mV at 5 V) |
| VSS (Pin 12) | Ground supply | Reference for all digital and analog circuitry; must be connected to system ground plane for stable operation |
| CS (Pin 21) | Chip select input | Active LOW; falling edge latches input port status into internal register and clears pending interrupt |
| SCLK (Pin 22) | Serial clock input | Rising edges shift data out; falling edge samples SDIN; requires minimum 50 ns pulse width HIGH/LOW |
| SDIN (Pin 23) | Serial data input | Sampled on SCLK falling edge; includes 20 µA internal pull-down - eliminates need for external bias in idle state |
| VDD (Pin 24) | Supply voltage | Power rail for logic and I/O; must be decoupled with ≥100 nF ceramic capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| 16-bit GPI with interrupt generation | Monitors 16 discrete switch inputs simultaneously and asserts INT on any state transition - reduces host MCU polling frequency and latency |
| 18 V input tolerance with external resistor | Enables direct connection to 12 V battery nodes using only a 100 kΩ series resistor - eliminates level-shifting ICs and saves BOM cost |
| Interrupt masking via INT_EN | Allows selective disabling of interrupt output without altering input sampling or SPI behavior - simplifies wake-up filtering in multi-sensor systems |
| Ultra-low quiescent current (2.5 µA) | Supports ECU deep-sleep modes with sub-100 µA total system current - critical for ISO 16750-2 compliance in parked vehicle scenarios |
| Automotive-grade temperature range | Qualified from −40 °C to +125 °C - ensures reliable operation in engine bay, door modules, and center console environments |
| Wired-AND interrupt bus support | Multiple PCA9701PW,112 devices can share a single INT line with one pull-up resistor - scales switch monitoring without additional GPIOs |
Applications
| Body Control Module (BCM) | Smart Battery Disconnect Switch |
|---|---|
Use Scenario: Monitoring door ajar, hood open, trunk release, and seatbelt buckle switches in modern vehicle BCMs. IC Role / Device Role / Timing Role: 16-bit GPI shift register with interrupt-driven status reporting over SPI; replaces discrete comparators and GPIO expanders. Use Value: Reduces MCU GPIO count by 16 pins; enables immediate wake-up on switch event; tolerates 40 V load dump transients without external protection. |
Use Scenario: Detecting manual disconnect switch activation in 12 V battery isolation circuits for EV service mode or emergency cutoff. IC Role / Device Role / Timing Role: High-voltage-tolerant input conditioner feeding status to safety MCU; provides fail-safe interrupt on switch closure. Use Value: Eliminates need for isolated voltage dividers or optocouplers; supports reverse battery and jump-start conditions per ISO 16750-2. |
| Industrial Emergency Lighting Controller | SBC Wake Pin Extension |
Use Scenario: Supervising test buttons, manual override switches, and AC power loss detection in UL 924-compliant emergency lighting systems. IC Role / Device Role / Timing Role: SPI-connected GPI with robust input thresholds (2.0 V min VIL); interfaces to ARM Cortex-M0+ safety controller. Use Value: Guarantees reliable switch detection across wide temperature and supply ranges; meets IEC 61000-4-5 surge immunity via 100 kΩ input resistor. |
Use Scenario: Extending wake-up input capability of UJA106x/UJA107xA System Basis Chips in automotive ECUs with limited native wake pins. IC Role / Device Role / Timing Role: Cyclically biased GPI slave that wakes host SBC upon switch transition; powered directly from SBC V1 rail. Use Value: Adds 16 wake-capable inputs with <50 µA total system standby current; enables stop-mode operation of main µC without losing responsiveness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar general-purpose input monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9701HF,118 | HWQFN24 package (4 × 4 × 0.75 mm); exposed thermal pad; same electrical specs and pinout as PCA9701PW,112 | Better thermal performance and higher board density; requires PCB thermal vias and solder paste stencil design for center pad | Select PCA9701HF,118 for space-constrained or thermally demanding layouts where TSSOP24 footprint is insufficient |
| PCA9703PW,118 | Pin-compatible 16-bit GPI with interrupt masking; higher ground offset (0.55 × VDD min) and 225 mV min hysteresis vs. PCA9701PW,112's 200 mV typical | Improved noise immunity in high-EMI environments; supports wider common-mode voltage swing in floating-switch applications | Choose PCA9703PW,118 when operating near noisy power rails or with long harness runs requiring enhanced hysteresis |
Compared with PCA9701PW,112, PCA9701HF,118 offers superior thermal dissipation in compact designs, while PCA9703PW,118 delivers tighter input threshold control and higher noise margin - both retain identical SPI protocol, interrupt behavior, and automotive qualification.
Availability
PCA9701PW,112 is available at Aetrix Electronics and suitable for body control modules, industrial emergency lighting controllers, and SBC wake pin extension applications requiring stable component supply across automotive production lifecycles.
Supply support for PCA9701PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in automotive electronics and functional safety.
The PCA9701PW,112 belongs to NXP's automotive-grade GPI portfolio, engineered specifically for robust switch monitoring in harsh environments - supporting ISO 16750-2, AEC-Q100 Grade 1, and CAN/LIN-based ECU architectures.
FAQ
What is the maximum input voltage the PCA9701PW,112 can tolerate on its IN0–IN15 pins?
The PCA9701PW,112 supports up to 18 V on its GPI inputs when used with a minimum 100 kΩ external series resistor. This enables safe operation during automotive transients including 40 V load dump events. Without the resistor, absolute maximum input voltage is 6 V per the datasheet limiting values table.
Does the PCA9701PW,112 require external pull-up resistors on its SDOUT and INT pins?
Yes - SDOUT is 3-state and requires an external pull-up (typically 4.7–10 kΩ) for proper SPI communication, especially in daisy-chained configurations. INT is open-drain and also requires a pull-up (recommended 10 kΩ) to generate a valid active-LOW signal for the host controller.
How does the INT_EN pin affect interrupt behavior in the PCA9701PW,112?
When INT_EN is driven LOW, the PCA9701PW,112 disables its interrupt output and places the INT pin in high-impedance state - no current flows and no voltage is driven. When INT_EN is HIGH, interrupt assertion follows normal behavior: active LOW on input state change, cleared by CS falling edge.
Can multiple PCA9701PW,112 devices share a single SPI bus and interrupt line?
Yes - multiple PCA9701PW,112 units can be daisy-chained via SDOUT-to-SDIN connections with shared CS, SCLK, and SDIN lines. Their open-drain INT outputs may be tied together with one pull-up resistor, forming a wired-AND bus that asserts if any device detects a switch change.
What is the minimum series resistor required for connecting the PCA9701PW,112 to a 27 V jump-start source?
A minimum 100 kΩ series resistor is required for all GPI inputs when applied voltage exceeds 5.5 V. For 27 V jump-start conditions, this resistor limits input current to ≤100 µA (per Table 6), preventing latch-up and ensuring ESD protection circuit integrity - lower resistance risks permanent damage and voids warranty.
PCA9701PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 16 (Input Only)
- Interface:
- SPI Serial
- Interrupt Output:
- Yes
- Features:
- -
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- -
- Clock Frequency:
- 5 MHz
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
PCA9701PW,112 FAQ
1.How can I place an order for PCA9701PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9701PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9701PW,112 reliable?
The price and inventory of PCA9701PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9701PW,112 is usually 5 days.
3.What payment methods are accepted for PCA9701PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9701PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9701PW,112?
PCA9701PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9701PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9701PW,112?
For technical support, including PCA9701PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9701PW,112 requirements.
6.How does Aetrix verify that PCA9701PW,112 is sourced from the original manufacturer or authorized distributors?
All PCA9701PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9701PW,112 meets industry standards.
7.What is the process for return or replacement of PCA9701PW,112?
All PCA9701PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9701PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9701PW,112 part is unused and in its original packaging.
Return procedure for PCA9701PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9701PW,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

