NXP Semiconductors PCA9702PW,112
- Part No.:
- PCA9702PW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9702PW,112.pdf
- Description:
- IC XPNDR 5MHZ SPI SERIAL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9702PW,112 from NXP Semiconductors is an 8-channel 18 V tolerant SPI General Purpose Input (GPI) shift register for switch status monitoring in automotive and industrial systems. It features open-drain interrupt output, 2.5–5.5 V supply range, <2.5 µA supply current, and operates from −40 °C to +125 °C. It supports 12 V battery, reverse battery, 27 V jump start, and 40 V load dump conditions when used with ≥100 kΩ series resistors on inputs.
For engineers reviewing the PCA9702PW,112 datasheet, PCA9702PW,112 pinout, PCA9702PW,112 application, or PCA9702PW,112 equivalent, key selection criteria include 18 V input tolerance with external resistor, SPI interface timing up to 5 MHz, interrupt masking capability via INT_EN, low-quiescent-current operation, and TSSOP16 package compatibility with automotive-grade thermal and ESD robustness.
Technical Context
The PCA9702PW,112 implements an 8-bit parallel-to-serial shift register architecture synchronized to a 4-wire SPI interface (CS, SCLK, SDIN, SDOUT). Input status is captured on the falling edge of CS and shifted out on rising SCLK edges, with SDIN sampled on falling SCLK edges.
Its GPI inputs feature programmable interrupt generation on state change, enabled/disabled via INT_EN, and support cyclic biasing for ultra-low-power wake-up monitoring in SBC-based ECUs. Input thresholds are defined as VIL ≤ 0.4 × VDD (min 2.0 V at 4.5 V) and VIH ≥ 0.7 × VDD, with 100 kΩ series resistors enabling 18 V breakdown tolerance and automotive transient resilience.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Channels | 8 independent GPI inputs (IN0–IN7), each with 18 V breakdown tolerance when used with ≥100 kΩ series resistor |
| Supply Voltage | 2.5 V to 5.5 V - enables direct interface with 3.3 V or 5 V microcontrollers without level shifting |
| Supply Current | Max 2.5 µA at VDD = 5.5 V - supports always-on, low-power wake-up monitoring in standby ECU modes |
| SPI Speed | Up to 5 MHz - allows fast polling of 8-bit status within ≤1.6 µs per read cycle |
| Interrupt Output | Open-drain INT pin with INT_EN control - enables wired-AND connection of multiple devices and software-controlled interrupt masking |
| ESD Protection | 8 kV HBM, 350 V MM, 1000 V CDM - ensures robustness during board assembly and in-field handling |
| Operating Temp | −40 °C to +125 °C - qualified for under-hood and body-control module environments |
Pinout & Package
TSSOP16 package (SOT403-1): plastic thin shrink small outline, 16 leads, 4.4 mm body width, 0.65 mm pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SDOUT | 3-state serial data output | Drives high-impedance when CS = HIGH; outputs MSB first after first SCLK rising edge when CS = LOW |
| 2 INT | Open-drain interrupt output | Active LOW; asserts when any input changes state; cleared on falling edge of CS or when status matches register |
| 3 INT_EN | Interrupt enable input | INT disabled (high-Z) when LOW; INT enabled when HIGH - enables selective interrupt masking per device |
| 4 IN0 | General purpose input 0 | 18 V tolerant with ≥100 kΩ series resistor; logic threshold VIL ≤ 2.0 V, VIH ≥ 3.15 V at VDD = 4.5 V |
| 5 IN1 | General purpose input 1 | Same electrical characteristics and protection as IN0; supports same automotive transients |
| 6 IN2 | General purpose input 2 | Independent input with identical DC/AC specs and ESD structure as IN0–IN7 |
| 7 IN3 | General purpose input 3 | Compatible with cyclic biasing schemes for ultra-low-power wake-up monitoring |
| 8 IN4 | General purpose input 4 | Supports clamp 15 ignition detection and battery-connected switch monitoring |
| 9 IN5 | General purpose input 5 | Valid for use in emergency lighting and SBC wake port extension applications |
| 10 IN6 | General purpose input 6 | Designed for industrial equipment switch monitoring with extended voltage margin |
| 11 IN7 | General purpose input 7 | Final channel of 8-bit GPI; shares all timing, leakage, and hysteresis specs with other inputs |
| 12 VSS | Ground supply | Reference for all digital and analog circuitry; must be connected to system ground plane |
| 13 CS | Chip select (active LOW) | Falling edge captures input status into internal register and clears pending interrupt |
| 14 SCLK | Serial clock input | Rising edge shifts data out of SDOUT; falling edge samples SDIN - defines SPI timing window |
| 15 SDIN | Serial data input | 20 µA internal pull-down; sampled on falling SCLK edge; used only when CS = LOW |
| 16 VDD | Supply voltage | 2.5–5.5 V power rail; powers internal logic, ESD structures, and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| 8-channel 18 V tolerant GPI | Enables direct connection to 12 V battery rails and automotive transients (40 V load dump) using only 100 kΩ series resistors per input |
| Open-drain interrupt with INT_EN | Allows hardware-level interrupt masking and wired-AND daisy-chaining of multiple PCA9702PW,112 devices without external logic |
| Ultra-low IDD ≤ 2.5 µA | Permits continuous monitoring in ECU stop-mode while maintaining sub-50 µA total system wake current |
| SPI interface up to 5 MHz | Reduces GPIO polling overhead on host MCU and supports real-time response to switch events |
| −40 °C to +125 °C operation | Qualified for placement in engine compartment, door modules, and body control units without derating |
| 8 kV HBM ESD rating | Eliminates need for external TVS diodes on GPI lines in most automotive assembly and service scenarios |
Applications
| Body Control Module (BCM) | Switch Monitoring System |
|---|---|
Use Scenario: Monitoring door lock/unlock, trunk release, and mirror fold switches in modern vehicle BCMs. IC Role / Device Role / Timing Role: GPI interface translating mechanical switch states into SPI-accessible digital status for MCU polling. Use Value: Enables single PCA9702PW,112 to replace 8 discrete optocouplers or voltage dividers, reducing BOM count and PCB area by >60%. |
Use Scenario: Detecting position of rotary encoders, push-button panels, and toggle switches in industrial HMIs. IC Role / Device Role / Timing Role: High-voltage-tolerant input conditioner with interrupt-driven event notification to reduce host MCU polling frequency. Use Value: Eliminates need for external level-shifting or clamping circuits, supporting direct 12 V/24 V switch interfacing with <2.5 µA quiescent draw. |
| Emergency Lighting Control | SBC Wake Port Extension |
Use Scenario: Supervising manual override switches and occupancy sensor inputs in aircraft or bus emergency lighting systems. IC Role / Device Role / Timing Role: Fault-tolerant GPI with latch-up immunity (>100 mA) and wide temperature range for safety-critical monitoring. Use Value: Meets DO-160 and ISO 16750-2 requirements for surge and temperature without additional protection components. |
Use Scenario: Extending wake-up input count on NXP UJA106x/UJA107xA System Basis Chips for multi-switch ECU wake-up. IC Role / Device Role / Timing Role: Cyclically biased GPI slave that interfaces directly to SBC V1/V3 rails and generates INT to wake host MCU. Use Value: Adds 8 reliable wake inputs while maintaining <50 µA total system standby current in sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar general-purpose input monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9701PW,118 | 16-channel version in TSSOP24; identical VDD range, IDD, ESD, and interrupt architecture | Requires more PCB area and routing complexity; suitable when >8 inputs needed per node | Select PCA9701PW,118 only if 16 GPI channels are required - PCA9702PW,112 offers optimal channel density for 8-input systems. |
| PCA9704PW,118 | Pin-compatible 8-channel variant with interrupt masking per input and higher ground offset (0.55 × VDD min) | Supports wider common-mode voltage range in noisy automotive grounds; adds per-pin interrupt disable | Choose PCA9704PW,118 when individual input interrupt masking or enhanced ground-shift tolerance (>2.5 V at 5 V) is required. |
Compared with PCA9701PW,118, PCA9702PW,112 reduces pin count and footprint by 33% while retaining identical automotive transient resilience and ultra-low power consumption; versus PCA9704PW,118, it lacks per-input interrupt masking but delivers identical core functionality at lower cost and simpler configuration.
Availability
PCA9702PW,112 is available at Aetrix Electronics and suitable for body control modules, industrial switch monitoring systems, and emergency lighting control requiring stable component supply across automotive and industrial production lifecycles.
Supply support for PCA9702PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade mixed-signal ICs.
The PCA9702PW,112 belongs to NXP's automotive-qualified GPI family designed specifically for robust, low-power switch monitoring in harsh environments - targeting ECU wake-up, BCM, and SBC extension use cases.
FAQ
What is the maximum input voltage the PCA9702PW,112 can tolerate on its GPI pins?
The PCA9702PW,112 GPI pins tolerate up to 18 V when used with a minimum 100 kΩ series resistor. Without the resistor, absolute maximum input voltage is 6.0 V. With appropriate resistor sizing, the device supports automotive transients including 40 V load dump and 27 V jump start per ISO 16750-2, verified in NXP's application design-in documentation for PCA9702PW,112.
Does the PCA9702PW,112 support SPI Mode 0 (CPOL = 0, CPHA = 0)?
Yes, the PCA9702PW,112 operates in SPI Mode 0: data is sampled on the falling edge of SCLK and shifted out on the rising edge. The CS falling edge captures input status, and the first SCLK rising edge loads the shift register - matching standard Mode 0 timing with CPOL = 0 and CPHA = 0, as confirmed in Section 7.1 of the PCA9702PW,112 datasheet.
How does the INT_EN pin affect interrupt behavior in the PCA9702PW,112?
When INT_EN is LOW, the INT pin enters high-impedance state and no interrupt is driven - effectively disabling interrupt output without affecting internal status capture. When INT_EN is HIGH, INT asserts active LOW upon any input state change. This enables software-controlled interrupt masking per PCA9702PW,112 device in multi-node systems.
Can multiple PCA9702PW,112 devices be daisy-chained via SPI?
Yes - connect SDOUT of one PCA9702PW,112 to SDIN of the next, with shared CS and SCLK lines. INT outputs may be tied together (wired-AND) using a single pull-up resistor due to their open-drain structure. No external logic is required, and the daisy-chain preserves full 8-bit resolution per device as documented in Section 7 of the PCA9702PW,112 product data sheet.
What is the minimum series resistor value required for 24 V input monitoring with the PCA9702PW,112?
For 24 V input monitoring, the minimum series resistor is 100 kΩ - the same value specified for 12 V battery and 27 V jump start support. Equation 1 in Section 7.3 confirms Rs = (voltage applied − 17 V) / II, where II ≤ 100 µA; for 24 V, Rs ≥ 70 kΩ, but NXP mandates ≥100 kΩ for guaranteed reliability across temperature and process variation in PCA9702PW,112 designs.
PCA9702PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8 (Input Only)
- Interface:
- SPI Serial
- Interrupt Output:
- Yes
- Features:
- -
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- -
- Clock Frequency:
- 5 MHz
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
PCA9702PW,112 FAQ
1.How can I place an order for PCA9702PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9702PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9702PW,112 reliable?
The price and inventory of PCA9702PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9702PW,112 is usually 5 days.
3.What payment methods are accepted for PCA9702PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9702PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9702PW,112?
PCA9702PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9702PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9702PW,112?
For technical support, including PCA9702PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9702PW,112 requirements.
6.How does Aetrix verify that PCA9702PW,112 is sourced from the original manufacturer or authorized distributors?
All PCA9702PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9702PW,112 meets industry standards.
7.What is the process for return or replacement of PCA9702PW,112?
All PCA9702PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCA9702PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9702PW,112 part is unused and in its original packaging.
Return procedure for PCA9702PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9702PW,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

