NXP Semiconductors PCA9704PWJ
- Part No.:
- PCA9704PWJ
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9704PWJ.pdf
- Description:
- IC XPNDR 5MHZ SPI 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The PCA9704PWJ from NXP Semiconductors is an 18 V tolerant, 8-bit SPI General Purpose Input (GPI) shift register designed for automotive switch monitoring. It features maskable interrupt output, 4.5–5.5 V supply operation, <2.5 µA quiescent current, and TSSOP16 packaging-enabling robust detection of switch state changes in body control modules under harsh electrical conditions including 40 V load dump.
For engineers reviewing the PCA9704PWJ datasheet, PCA9704PWJ pinout, PCA9704PWJ application, or PCA9704PWJ equivalent, this device delivers verified 18 V input tolerance with external 100 kΩ series resistors, programmable interrupt masking per input, open-drain INT output, and daisy-chain SPI support up to 5 MHz-critical for ECU wake-up extension and cyclic biasing in AEC-Q100-compliant systems.
Technical Context
The PCA9704PWJ implements an 8-bit parallel-to-serial shift register architecture synchronized to SPI clock edges: CS falling edge captures input port status into the input status register and clears pending interrupts; first SCLK rising edge loads the shift register; subsequent rising edges shift out GPI data while falling edges sample SDIN. The interrupt logic compares real-time input levels against the stored status register, asserting INT only when unmasked inputs change state and INT_EN is HIGH.
Each GPI pin integrates 18 V breakdown ESD protection with current steering to ground-not VDD-and requires a minimum 100 kΩ series resistor for >5.5 V input applications. Input thresholds are ratiometric (VIL ≤ 0.55×VDD, VIH ≥ 0.8×VDD), with guaranteed 2.5 V LOW threshold at VDD = 4.5 V and 180 mV hysteresis to suppress noise-induced toggling in automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 4.5 V to 5.5 V - ensures compatibility with standard automotive 5 V rails and avoids brown-out during cold-crank transients. |
| Input Voltage Tolerance | 18 V with 100 kΩ series resistor - supports double-battery (32 V), reverse-battery (−16 V), jump-start (27 V), and load-dump (40 V) conditions without damage. |
| Quiescent Current | ≤2.5 µA at VDD = 5.5 V - enables ultra-low-power standby operation in always-on ECU wake-up circuits. |
| SPI Clock Speed | Up to 5 MHz - allows rapid polling of 8 GPI states within <1.6 µs per full read, minimizing MCU intervention latency. |
| Interrupt Output | Open-drain, active LOW - permits wired-AND connection of multiple PCA9704PWJ devices to a single pull-up for consolidated wake signaling. |
| Operating Temperature | −40 °C to +125 °C - meets extended automotive ambient requirements for under-hood and cabin-mounted ECUs. |
| ESD Protection | ≥5 kV HBM, ≥1000 V CDM - exceeds AEC-Q100 stress test levels for assembly and field reliability. |
Pinout & Package
PCA9704PWJ is housed in a plastic thin shrink small outline package (TSSOP16) with 4.4 mm body width (SOT403-1), optimized for high-density automotive PCB layouts and reflow compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDOUT (Pin 1) | 3-state serial data output | Drives high-impedance when CS = HIGH; outputs MSB-first GPI status bits on rising SCLK edges after CS fall. |
| INT (Pin 2) | Open-drain interrupt output | Asserts active LOW when unmasked GPI state changes; requires external 10 kΩ pull-up for wake signaling. |
| INT_EN (Pin 3) | GPI and interrupt enable input | Active HIGH control: disables GPI leakage and INT output when LOW to eliminate battery drain in cyclic biasing. |
| IN0–IN7 (Pins 4–7, 9–12) | General purpose input ports | 18 V-tolerant inputs with internal ESD clamps; accept switch signals via external 100 kΩ series resistors. |
| VSS (Pin 8) | Ground supply | Reference return path for all GPI inputs, SPI interface, and internal logic; must be low-impedance to chassis ground. |
| CS (Pin 13) | Chip select (active LOW) | Falling edge latches current input states into status register and clears pending INT; rising edge stores new interrupt mask. |
| SCLK (Pin 14) | Serial clock input | Controls timing of shift register load (first rising edge) and bit shifting (subsequent rising edges); sampled on falling edge for SDIN. |
| SDIN (Pin 15) | Serial data input | 20 µA internal pull-down prevents floating during daisy-chain operation; samples interrupt mask bits on SCLK falling edge. |
| VDD (Pin 16) | Supply voltage | 4.5–5.5 V power rail; powers internal logic, ESD structures, and input comparators; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| 8-channel 18 V tolerant GPI | Enables direct connection to 12 V battery nodes using 100 kΩ series resistors-eliminates level-shifting ICs in switch monitoring. |
| Configurable interrupt masking | Software-defined mask register disables interrupt generation per input pin, allowing selective wake-up for critical switches only. |
| Ultra-low IDD ≤ 2.5 µA | Permits continuous monitoring in sleep-mode ECUs without compromising battery life over weeks of vehicle inactivity. |
| Daisy-chain SPI interface | SDOUT-to-SDIN cascading supports expansion to dozens of GPIs with single CS/SCLK lines-reducing MCU GPIO count and routing complexity. |
| AEC-Q100 qualified option | PCA9704PW/Q900 variant available with PPAP documentation-certified for production automotive use in body control and lighting modules. |
Applications
| Body Control Module (BCM) Switch Monitoring | SBC Wake Port Extension |
|---|---|
|
Use Scenario: Monitoring door lock/unlock, trunk release, and hazard light switches connected directly to 12 V battery rails in modern BCMs. IC Role / Device Role / Timing Role: GPI shift register capturing switch states and generating masked interrupts to wake the main microcontroller only on valid user actions. Use Value: Eliminates discrete voltage dividers and reduces BOM cost by 30% versus op-amp-based solutions while maintaining AEC-Q100 compliance. |
Use Scenario: Extending wake inputs on NXP UJA106x/UJA107xA System Basis Chips to support >16 switch events without adding MCU pins. IC Role / Device Role / Timing Role: Peripheral GPI expander synchronized to SBC's cyclic biasing (WBIAS/V3) and controlled via INT_EN to minimize system standby current. Use Value: Enables sub-10 µA total ECU standby current with reliable wake detection-even during 40 V load dump transients. |
| Automotive Emergency Lighting Control | Industrial Panel Switch Interface |
|
Use Scenario: Detecting activation of emergency stop buttons, hazard flashers, or manual override switches in commercial vehicle lighting systems. IC Role / Device Role / Timing Role: Fault-tolerant input conditioner providing ESD-hardened, hysteresis-stabilized switch sensing with interrupt-driven status reporting. Use Value: Guarantees no false triggers from ESD or load dump noise-meeting ISO 16750-2 pulse test requirements for lighting ECUs. |
Use Scenario: Reading front-panel toggle switches, keypads, or safety interlocks in industrial HMIs operating from 24 V DC supplies. IC Role / Device Role / Timing Role: High-voltage input translator converting 24 V switch signals to SPI-readable digital states with configurable interrupt masking. Use Value: Supports legacy 24 V switch infrastructure without redesigning power domains-reducing time-to-market for panel upgrades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit SPI GPI applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX7319ETL+ | 18 V tolerant inputs, but requires external 10 kΩ pull-ups on GPI pins; no INT_EN pin for GPI disable; higher IDD (15 µA). | Lacks cyclic biasing support and ultra-low-power shutdown-unsuitable for battery-sensitive wake-up extensions. | Select PCA9704PWJ when INT_EN-controlled power gating and <3 µA standby current are mandatory. |
| TCA9534APWR | I²C interface only; 5.5 V max input; no 18 V tolerance; no interrupt masking; 10 µA typical IDD. | Designed for board-level I/O expansion-not automotive-grade high-voltage switch monitoring. | Choose PCA9704PWJ for SPI-based, 18 V tolerant, AEC-Q100-ready switch monitoring in harsh environments. |
Compared with MAX7319ETL+ and TCA9534APWR, the PCA9704PWJ uniquely combines 18 V input tolerance with hardware-interrupt masking, INT_EN–controlled power gating, and sub-3 µA quiescent current-making it the only option qualified for cyclic-biasing wake-up extension in AEC-Q100 automotive ECUs.
Availability
PCA9704PWJ is available at Aetrix Electronics and suitable for automotive body control modules, SBC wake port extensions, and industrial panel switch interfaces requiring stable component supply across extended temperature and voltage stress conditions.
Supply support for PCA9704PWJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications-with deep expertise in AEC-Q100-qualified interface ICs.
The PCA9704PWJ belongs to NXP's automotive-grade GPI portfolio, engineered specifically to replace discrete switch-sensing circuits in body electronics and extend wake capabilities of System Basis Chips under ISO 16750-2 stress conditions.
FAQ
What is the maximum input voltage the PCA9704PWJ can tolerate on its IN0–IN7 pins?
The PCA9704PWJ supports up to 18 V on its GPI pins when used with a minimum 100 kΩ external series resistor. This rating covers automotive transients including 40 V load dump, 27 V jump start, and reverse-battery conditions. Without the resistor, absolute maximum input voltage is 6 V per the datasheet limiting values table.
Does the PCA9704PWJ require external pull-up resistors on its interrupt output?
Yes, the PCA9704PWJ features an open-drain INT pin that requires an external pull-up resistor-typically 10 kΩ-to VDD or another logic rail. This configuration enables wired-AND connection of multiple PCA9704PWJ devices to a shared interrupt line, simplifying wake signal consolidation in multi-GPI systems.
How does the INT_EN pin function in the PCA9704PWJ?
The INT_EN pin on the PCA9704PWJ is an active-HIGH control that simultaneously enables both the GPI input circuitry and the INT output driver. When pulled LOW, it disables GPI leakage current and places INT in high-impedance-reducing total system current to <1 µA in cyclic biasing applications where external pull-ups/pull-downs are switched independently.
Can multiple PCA9704PWJ devices be connected in daisy-chain configuration?
Yes, the PCA9704PWJ supports daisy-chaining via SDOUT-to-SDIN connections. All devices share common CS and SCLK lines, while their open-drain INT outputs can be tied together. This allows monitoring of 16+, 24+, or more switch inputs using a single SPI bus-ideal for large-scale automotive switch matrices.
Is the PCA9704PWJ AEC-Q100 qualified?
The PCA9704PWJ itself is not AEC-Q100 qualified; however, the pin-compatible PCA9704PW/Q900 variant is AEC-Q100 Grade 1 qualified (−40 °C to +125 °C) and available with PPAP documentation. For production automotive applications requiring formal qualification, PCA9704PW/Q900J is the recommended orderable part.
PCA9704PWJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of I/O:
- 8 (Input Only)
- Interface:
- SPI
- Interrupt Output:
- Yes
- Features:
- -
- Output Type:
- Open Drain
- Current - Output Source/Sink:
- -
- Clock Frequency:
- 5 MHz
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
PCA9704PWJ FAQ
1.How can I place an order for PCA9704PWJ through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9704PWJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9704PWJ reliable?
The price and inventory of PCA9704PWJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9704PWJ is usually 5 days.
3.What payment methods are accepted for PCA9704PWJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9704PWJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9704PWJ?
PCA9704PWJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9704PWJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9704PWJ?
For technical support, including PCA9704PWJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9704PWJ requirements.
6.How does Aetrix verify that PCA9704PWJ is sourced from the original manufacturer or authorized distributors?
All PCA9704PWJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9704PWJ meets industry standards.
7.What is the process for return or replacement of PCA9704PWJ?
All PCA9704PWJ units undergo pre-shipment inspection (PSI). If there is an issue with PCA9704PWJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9704PWJ part is unused and in its original packaging.
Return procedure for PCA9704PWJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9704PWJ Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

