NXP Semiconductors PCA9847PWJ
- Part No.:
- PCA9847PWJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
PCA9847PWJ.pdf
- Description:
- IC MULTIPLEXER 2 X 8:1 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCA9847PWJ from NXP Semiconductors is an ultra-low voltage, 8-channel bidirectional I²C-bus multiplexer with active-low reset and software reset capability. It enables channel selection via I²C control register (B3–B0), supports Fm+ (1 MHz) operation, allows voltage translation between 0.8 V, 1.8 V, 2.5 V, and 3.3 V buses, and features dual supply rails (VDD1 = 0.8–3.6 V, VDD2 = 1.65–3.6 V) for flexible system-level interfacing in multi-voltage embedded designs.
For engineers reviewing the PCA9847PWJ datasheet, PCA9847PWJ pinout, PCA9847PWJ application, or PCA9847PWJ equivalent, this device delivers deterministic channel isolation, bus fault recovery via hardware RESET and I²C General Call (00h + 06h), voltage-level translation without external level shifters, and support for up to 16 devices on one I²C-bus using A0/A1 address pins - critical for dense sensor hubs and power management subsystems.
Technical Context
The PCA9847PWJ implements a pass-gate-based 1-of-8 multiplexer architecture controlled by an 8-bit I²C target interface. Its control register (read/write) uses B0–B3 to select exactly one downstream SCx/SDx channel, with all channels deselected at power-up or after RESET assertion. The internal state machine requires a STOP condition to activate the selected channel, preventing false bus transitions.
Voltage translation is achieved through VDD1-dependent input thresholds (VIL = 0.3×VDD1, VIH = 0.7×VDD1) and pass-transistor clamping, where VDD1 sets the maximum high-voltage level passed to downstream buses. VDD2 powers core logic and directly impacts Ron (lower Ron at higher VDD2), while all I/O pins remain 3.6 V tolerant regardless of supply configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 8 bidirectional SCx/SDx pairs; only one enabled at a time via control register |
| I²C Speed Mode | Fm+ compliant up to 1 MHz; compatible with SMBus standards |
| VDD1 Range | 0.8 V to 3.6 V; sets input logic thresholds and output clamp voltage |
| VDD2 Range | 1.65 V to 3.6 V; powers core logic; affects Ron and noise margin |
| Operating Temp | −40 °C to +85 °C; qualified for industrial embedded applications |
| ESD Protection | 6000 V HBM (JESD22-A114), 1000 V CDM (JESD22-C101) |
| Reset Inputs | Dedicated active-low RESET pin + software reset via I²C General Call (00h + 06h) |
Pinout & Package
TSSOP24 package (SOT355-1), 4.4 mm body width, 24-pin surface-mount. Pin 1 index located at top-left corner; exposed pad not present (HVQFN24 has thermal pad, TSSOP24 does not).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Logic threshold supply | Sets VIL/VIH for SCL/SDA; defines max output voltage on downstream buses |
| VDD2 | Core logic supply | Powers internal state machine and switch drivers; impacts Ron and speed |
| RESET | Active-low hardware reset | Resets control register and deselects all channels; min pulse width tw(rst)L specified |
| SCL / SDA | Upstream I²C interface | Connect to controller; require external pull-ups to VDD1 |
| A0 / A1 | Hardware address inputs | Select one of 16 possible I²C addresses (0xE0h–0xEEh, 0xB0h–0xBEh) |
| SC0–SC7 / SD0–SD7 | Downstream I²C channel pairs | Each pair connects to separate peripheral bus; require individual pull-ups to local VDD |
| VSS | Supply ground | Common reference for all supplies and signals; must be low-impedance connection |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low voltage operation | Functional down to 0.8 V VDD1 - enables direct interface with sub-1 V microcontrollers |
| Voltage level translation | Supports mixed-voltage I²C segments (0.8 V ↔ 3.3 V) without external translators or buffers |
| Hot-insertion safe | All channels deselected at power-on; prevents bus contention during system bring-up |
| I²C Device ID function | 24-bit read-only ID (manufacturer + part ID + revision) accessible via reserved address 0xF8h/0xF9h |
| Low standby current | Typical IDD(VDD1) = 5 μA at 100 kHz; reduces power in always-on sensor aggregation nodes |
Applications
| Server Baseboard Management | Multi-Voltage Sensor Hub |
|---|---|
Use Scenario: Isolating I²C buses of temperature sensors, fan controllers, and voltage monitors operating at 3.3 V, 2.5 V, and 1.8 V on a single BMC-controlled bus. IC Role / Device Role / Timing Role: I²C-bus multiplexer enabling BMC to sequentially access peripherals without address conflict or voltage mismatch. Use Value: Eliminates need for discrete level shifters per peripheral; reduces BOM count and PCB area while supporting hot-swap-capable FRU modules. |
Use Scenario: Aggregating environmental sensors (humidity, pressure, gas) with differing supply voltages (0.8 V MCU core, 1.8 V ADC, 3.3 V transducer) in portable medical wearables. IC Role / Device Role / Timing Role: Voltage-translating channel selector allowing single ultra-low-power MCU to manage heterogeneous sensor interfaces. Use Value: Enables use of next-gen sub-1 V processors without sacrificing compatibility with legacy 3.3 V sensors; maintains Fm+ timing integrity across voltage domains. |
| Industrial PLC I/O Module | Automotive Body Control Unit |
Use Scenario: Routing I²C commands from a 3.3 V host MCU to multiple isolated downstream I/O expanders and EEPROMs operating at 2.5 V or 1.8 V in noisy factory environments. IC Role / Device Role / Timing Role: Fault-tolerant bus segmenter with hardware RESET recovery to prevent lockup from downstream bus shorts. Use Value: Prevents single-point failure propagation; active-low RESET pin allows watchdog-triggered bus recovery without MCU intervention. |
Use Scenario: Managing infotainment-related I²C peripherals (touch controller, ambient light sensor, display driver) with varying voltage rails (1.8 V, 2.5 V, 3.3 V) behind a 3.3 V domain controller. IC Role / Device Role / Timing Role: Address-multiplexing bridge that resolves I²C address collisions among third-party ICs sharing same default address. Use Value: Supports plug-and-play integration of off-the-shelf sensors without firmware rework or address jumpers; simplifies qualification across vehicle variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C-bus multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCA9548APWR | Single-supply (VCC = 1.65–5.5 V); no VDD1/VDD2 separation; no hardware RESET pin; lower ESD (4000 V HBM) | Lacks independent voltage translation control; unsuitable for sub-1 V controller interfaces | Choose when system uses uniform 1.8 V+ supply and software reset suffices |
| PCA9548APW | Legacy 8-channel mux; supports only Standard/Fast-mode (400 kHz max); no software reset; VCC = 2.3–5.5 V only | Cannot operate below 2.3 V; incompatible with 0.8 V/1.8 V mixed-rail systems requiring Fm+ speed | Choose only for cost-sensitive legacy designs with no sub-2.3 V requirements |
Compared with PCA9847PWJ, TCA9548APWR offers simpler supply routing but forfeits ultra-low-voltage operation and hardware fault recovery, while PCA9548APW lacks both Fm+ speed and voltage translation flexibility - making PCA9847PWJ uniquely suited for next-generation low-power, multi-rail I²C architectures.
Availability
PCA9847PWJ is available at Aetrix Electronics and suitable for server baseboard management, industrial PLC I/O modules, automotive body control units, and portable medical sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for PCA9847PWJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, power management, and embedded processing technologies.
The PCA9847 belongs to NXP's precision I²C infrastructure portfolio, designed specifically to solve voltage-domain interoperability and bus congestion challenges in resource-constrained, multi-supply embedded systems.
FAQ
What is the minimum VDD1 voltage required for PCA9847PWJ to operate with a 0.8 V microcontroller?
The PCA9847PWJ supports VDD1 down to 0.8 V, which directly sets its input logic thresholds (VIL = 0.24 V, VIH = 0.56 V). At this level, it reliably interfaces with 0.8 V-core microcontrollers while maintaining noise margin. Operation below 0.8 V is not characterized or guaranteed per the datasheet, and VDD2 must remain ≥1.65 V for functional core logic. PCA9847PWJ remains fully operational under these conditions.
How does the PCA9847PWJ handle simultaneous selection of multiple downstream channels?
The PCA9847PWJ does not support simultaneous channel selection. Its control register (B3–B0) enables only one SCx/SDx pair at a time; writing any value with B3 = 0 deselects all channels. Attempting to assert multiple channel bits results in undefined behavior - the device defaults to no channel enabled. This design ensures strict bus isolation and prevents signal contention. PCA9847PWJ enforces single-channel activation by hardware.
Can the PCA9847PWJ be used without connecting the RESET pin?
Yes, the RESET pin may be left unconnected or tied to VDD1 if hardware-initiated bus recovery is not required. The PCA9847PWJ includes an internal Power-On Reset (POR) that initializes all registers and deselects channels at power-up. However, omitting external RESET removes the ability to recover from downstream bus lockups (e.g., stuck LOW condition), so it is recommended for robust systems. PCA9847PWJ remains functional without external RESET but loses fault-recovery capability.
What is the purpose of having separate VDD1 and VDD2 supplies on the PCA9847PWJ?
VDD1 sets the input switching thresholds (VIL/VIH) for SCL/SDA and clamps the maximum voltage passed to downstream buses, enabling precise voltage translation. VDD2 powers the internal logic and switch drivers, directly influencing Ron and speed performance. Separating them allows optimization: e.g., VDD1 = 0.8 V for 0.8 V MCU compatibility, VDD2 = 3.3 V for lowest Ron and full 1 MHz operation. PCA9847PWJ leverages this dual-rail architecture for true mixed-voltage interoperability.
Does the PCA9847PWJ support hot-plug insertion of downstream I²C peripherals?
Yes - the PCA9847PWJ powers up with all channels deselected, preventing bus contention during hot insertion. Its 3.6 V-tolerant I/O pins withstand voltage transients, and the absence of internal pull-ups avoids unintended biasing. When a peripheral is inserted, the host MCU can safely configure the channel via I²C without risk of short-circuit or address collision. This behavior is guaranteed by design and explicitly documented for PCA9847PWJ.
PCA9847PWJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Multiplexer
- Circuit:
- 2 x 8:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 0.8V ~ 3.6V, 1.65V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
PCA9847PWJ FAQ
1.How can I place an order for PCA9847PWJ through Aetrix?
Please submit a Request for Quotation (RFQ) for PCA9847PWJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCA9847PWJ reliable?
The price and inventory of PCA9847PWJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCA9847PWJ is usually 5 days.
3.What payment methods are accepted for PCA9847PWJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCA9847PWJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCA9847PWJ?
PCA9847PWJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCA9847PWJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCA9847PWJ?
For technical support, including PCA9847PWJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCA9847PWJ requirements.
6.How does Aetrix verify that PCA9847PWJ is sourced from the original manufacturer or authorized distributors?
All PCA9847PWJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCA9847PWJ meets industry standards.
7.What is the process for return or replacement of PCA9847PWJ?
All PCA9847PWJ units undergo pre-shipment inspection (PSI). If there is an issue with PCA9847PWJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCA9847PWJ part is unused and in its original packaging.
Return procedure for PCA9847PWJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCA9847PWJ Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

