NXP Semiconductors PCAL9538ABS,128
- Part No.:
- PCAL9538ABS,128
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
PCAL9538ABS,128.pdf
- Description:
- IC XPNDR 400KHZ I2C 16HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,067
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCAL9538ABS,128 from NXP Semiconductors is an 8-bit I²C-bus/SMBus GPIO expander with interrupt, reset, and Agile I/O features, operating from 1.65 V to 5.5 V. It provides 8 programmable I/Os with 25 mA sink capability, maskable interrupts, latched inputs, and per-pin pull-up/pull-down control. It is used in ACPI power switches, LED/fan control, sensor interfaces, and push-button monitoring in embedded industrial and consumer systems.
For engineers reviewing the PCAL9538ABS,128 datasheet, PCAL9538ABS,128 pinout, PCAL9538ABS,128 application, or PCAL9538ABS,128 equivalent, key selection considerations include its HVQFN16 package, 400 kHz Fast-mode I²C support, 5 V tolerant I/Os, power-up interrupt masking, and Agile I/O register set (output drive strength, input latch, interrupt status, pull-up/down enable/selection).
Technical Context
The PCAL9538ABS,128 implements a dual-register I²C interface with standard PCA9538A-compatible registers (Input/Output/Polarity/Configuration) plus extended Agile I/O registers at addresses 40h–4Fh. Its interrupt logic uses edge-triggered detection on input pins and supports both latched and non-latched modes, with an interrupt status register (46h) enabling source identification.
It integrates programmable output drive strength (four levels per pin), per-pin pull-up/pull-down enable (43h) and selection (44h, 100 kΩ), and bank-selectable push-pull/open-drain output configuration (4Fh). The RESET pin performs a full register and state-machine reset without power cycling, and the INT output is open-drain with internal logic asserting on any unmasked input state change.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I/O count | 8-bit bidirectional GPIO port (P0–P7) |
| Supply voltage | 1.65 V to 5.5 V - enables direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V microcontrollers |
| I²C speed | 400 kHz Fast-mode - supports high-throughput I/O polling and configuration updates |
| Sink current | 25 mA per I/O - sufficient for direct LED driving without external drivers |
| Interrupt behavior | Power-up default: all interrupts masked (INT register 45h = 0xFF) - prevents spurious interrupts during board bring-up |
| ESD rating | 2000 V HBM, 1000 V CDM - meets industrial robustness requirements for exposed I/O applications |
| Input tolerance | 5 V tolerant I/Os - allows safe interfacing with higher-voltage peripherals while powered from lower VDD |
Pinout & Package
HVQFN16 package (3 mm × 3 mm × 0.85 mm, SOT758-1), thermally enhanced with exposed center pad requiring PCB thermal vias and solder connection to VSS for proper operation and reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1 | I²C slave address select | Hardware-configurable address bits - enable up to four PCAL9538ABS,128 devices on same bus (base address 0xE0) |
| RESET | Active-low asynchronous reset | Resets all registers and I²C state machine to defaults without power cycle; requires external pull-up to VDD |
| INT | Open-drain interrupt output | Asserts low when unmasked input changes state; must be pulled up externally to host voltage domain |
| SCL / SDA | I²C clock/data lines | Compliant with SMBus timing; Schmitt-trigger inputs improve noise immunity on slow or noisy traces |
| P0–P7 | Configurable I/O ports | Each supports input latch, programmable drive strength, pull-up/down enable/selection, and polarity inversion |
| VDD / VSS | Power supply and ground | VSS connects to both pin 6 and exposed thermal pad - pad must be soldered to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Agile I/O register set | Eight extended registers (40h–4Fh) enable per-pin control of drive strength, latch, pull-up/down, interrupt mask, and output type - eliminates software workarounds for dynamic I/O reconfiguration |
| Input latch capability | Latched inputs retain state changes until read from Input Port register (00h), ensuring no edge loss during I²C transaction latency |
| Programmable pull-up/down | Per-pin 100 kΩ pull-up or pull-down selection (44h) with enable/disable control (43h) - replaces external resistors and reduces BOM count |
| Output drive strength | Four programmable current levels (0.25× to 1×) per I/O via CC bits in registers 40h/41h - optimizes rise/fall times and EMI in low-capacitance layouts |
| Interrupt status register | Read-only register (46h) identifies exact pin(s) that triggered interrupt - enables efficient multi-source event handling without polling all inputs |
Applications
| ACPI Power Management | LED & Fan Control |
|---|---|
Use Scenario: Monitoring mechanical power switches and system status signals in laptop or embedded computing platforms compliant with ACPI specification. IC Role / Device Role / Timing Role: GPIO expander providing interrupt-driven wake-up signaling and hardware-level power-state reporting to the EC or PMIC. Use Value: Reduces host CPU polling overhead and enables immediate response to power button press or lid-open events using masked INT assertion. | Use Scenario: Driving status LEDs and controlling cooling fans in network routers, industrial gateways, and smart home hubs. IC Role / Device Role / Timing Role: Low-power I/O hub managing multiple indicator lights and PWM fan enable lines via I²C from a resource-constrained MCU. Use Value: 25 mA sink per I/O eliminates need for discrete transistors; Agile I/O drive strength tuning minimizes fan startup current spikes. |
| Sensor Interface Hub | Push-Button Monitoring |
Use Scenario: Aggregating digital outputs from temperature, humidity, and motion sensors in battery-powered IoT edge nodes. IC Role / Device Role / Timing Role: Signal conditioner and interrupt aggregator converting asynchronous sensor alerts into single I²C-interrupt event for host MCU. Use Value: Latched inputs ensure no sensor edge is missed between I²C reads; 5 V tolerance allows direct connection to legacy analog sensor comparators. | Use Scenario: Scanning mechanical push buttons in medical devices, POS terminals, and industrial HMIs where ESD resilience and glitch-free detection are critical. IC Role / Device Role / Timing Role: Debounced, interrupt-capable I/O interface with programmable pull-up resistors and Schmitt-trigger inputs. Use Value: Eliminates external RC networks and firmware debouncing; input latch + interrupt status register enables precise button-release timing capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I/O expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9538APW,118 | No Agile I/O features; lacks input latch, pull-up/down control, drive strength programming, and interrupt status register; identical pinout and basic register map | Suitable only for static I/O expansion without dynamic reconfiguration or advanced interrupt handling | Select when cost sensitivity outweighs need for per-pin configurability and interrupt diagnostics |
| TCA6408APWR | TI part with 8-bit I/O, 1.65–5.5 V range, and interrupt output; lacks input latch, drive strength control, and pull-up/down selection; different register map and I²C address scheme | Requires firmware adaptation for register access; no interrupt source identification - necessitates full port polling after INT assertion | Choose for TI ecosystem designs where software compatibility with existing TCA64xx codebase is prioritized over feature parity |
Compared with PCA9538APW,118 and TCA6408APWR, the PCAL9538ABS,128 delivers deterministic interrupt source identification, hardware-assisted input debouncing via latching, and per-pin biasing control - reducing host CPU load and simplifying layout in space-constrained, interrupt-driven systems.
Availability
PCAL9538ABS,128 is available at Aetrix Electronics and suitable for industrial HMIs, IoT sensor nodes, and embedded power management systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for PCAL9538ABS,128 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, power, and security ICs.
The PCAL9538ABS,128 belongs to NXP's Agile I/O family, designed specifically to extend microcontroller I/O capabilities in resource-constrained embedded systems while delivering field-programmable flexibility for dynamic signal conditioning and interrupt management.
FAQ
What is the default I/O configuration of the PCAL9538ABS,128 at power-up?
At power-up or RESET assertion, all eight I/O pins (P0–P7) of the PCAL9538ABS,128 are configured as high-impedance inputs, and all interrupt mask bits (register 45h) are set to 1, disabling interrupts by default. This prevents spurious INT assertions during system initialization and ensures predictable startup behavior without requiring initial I²C writes.
Does the PCAL9538ABS,128 support 5 V logic levels on its I/O pins?
Yes, the PCAL9538ABS,128 features 5 V tolerant I/Os, meaning P0–P7 can safely accept input voltages up to 5.5 V regardless of VDD level (1.65 V to 5.5 V). This allows direct interfacing with 5 V peripherals such as legacy sensors or comparators without level-shifting circuitry, simplifying design and improving signal integrity.
How does the interrupt status register (address 46h) function in the PCAL9538ABS,128?
The interrupt status register (46h) in the PCAL9538ABS,128 is a read-only register where each bit corresponds to one I/O pin (S0–S7). A logic 1 indicates that the associated pin generated the most recent unmasked interrupt event. Reading this register does not clear the interrupt - only reading the Input Port register (00h) clears the INT output and resets the status bits for latched inputs.
Can the PCAL9538ABS,128 drive LEDs directly, and what is its maximum sink current?
Yes, the PCAL9538ABS,128 can drive LEDs directly with up to 25 mA sink current per I/O pin (P0–P7) when configured as outputs. This eliminates the need for external driver transistors in low-power indicator applications. For optimal efficiency and thermal performance, use the programmable output drive strength registers (40h/41h) to match current to LED forward voltage and desired brightness.
What package type and thermal requirements apply to the PCAL9538ABS,128?
The PCAL9538ABS,128 uses the HVQFN16 package (SOT758-1), measuring 3 mm × 3 mm × 0.85 mm with an exposed thermal pad. The pad must be soldered to a PCB copper area connected to VSS, and thermal vias should be placed beneath it to ensure reliable heat dissipation and long-term solder joint integrity under continuous 25 mA loading.
PCAL9538ABS,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- Agile
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Open Drain, Push-Pull
- Current - Output Source/Sink:
- 10mA, 25mA
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HVQFN (3x3)
PCAL9538ABS,128 FAQ
1.How can I place an order for PCAL9538ABS,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCAL9538ABS,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCAL9538ABS,128 reliable?
The price and inventory of PCAL9538ABS,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCAL9538ABS,128 is usually 5 days.
3.What payment methods are accepted for PCAL9538ABS,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCAL9538ABS,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCAL9538ABS,128?
PCAL9538ABS,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCAL9538ABS,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCAL9538ABS,128?
For technical support, including PCAL9538ABS,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCAL9538ABS,128 requirements.
6.How does Aetrix verify that PCAL9538ABS,128 is sourced from the original manufacturer or authorized distributors?
All PCAL9538ABS,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCAL9538ABS,128 meets industry standards.
7.What is the process for return or replacement of PCAL9538ABS,128?
All PCAL9538ABS,128 units undergo pre-shipment inspection (PSI). If there is an issue with PCAL9538ABS,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCAL9538ABS,128 part is unused and in its original packaging.
Return procedure for PCAL9538ABS,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCAL9538ABS,128 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

