My Inquiry
My Account
NXP Semiconductors PCE85133AUG/DAZ
- Part No.:
- PCE85133AUG/DAZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Display Drivers
- Package:
- Die
- Datasheet:
-
PCE85133AUG/DAZ.pdf
- Description:
- IC DRVR 320 SEGMENT DIE
- Quantity:
- Payment:
- Shipping:
Inventory:3,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCE85133AUG/DAZ from NXP Semiconductors is a single-chip LCD controller and driver IC designed for low-multiplex-rate liquid crystal displays. It supports up to 4 backplanes and 80 segments, delivers 150 Hz frame frequency, operates from 1.8 V to 5.5 V logic supply, and interfaces via 400 kHz I²C-bus - enabling compact alphanumeric or graphical LCD control in portable instrumentation and industrial HMI panels.
For engineers reviewing the PCE85133AUG/DAZ datasheet, PCE85133AUG/DAZ pinout, PCE85133AUG/DAZ application, or PCE85133AUG/DAZ equivalent, this page provides verified technical context, validated pin functions, confirmed drive-mode parameters, and real-world use-case mapping - all grounded in the official NXP Rev. 2 (22 July 2015) product data sheet.
Technical Context
The PCE85133AUG/DAZ integrates an internal oscillator (selectable via OSC pin) or accepts external clock input on CLK, generating precise timing for static or multiplexed LCD waveforms. Its display RAM is a static 80 × 4 structure with auto-increment addressing and bank-switching capability in static and 1:2 multiplex modes.
It implements fractional bias generation (1/2 or 1/3) via internal voltage divider and switch-controlled impedance bypass, directly supporting discrimination ratios of 2.236 (1:2, 1/2 bias) down to 1.732 (1:4, 1/3 bias). Frame frequency is fixed at 150 Hz, derived from fclk = fosc/64 or fclk(ext), with ffr = fclk/24.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Display capacity | Up to 4 backplanes × 80 segments; supports 40×7-segment or 20×14-segment alphanumeric characters |
| Frame frequency | 150 Hz - ensures flicker-free visibility without requiring external frame timing control |
| I²C interface | 400 kHz bidirectional bus - compatible with standard microcontroller I²C peripherals and auto-increment RAM addressing |
| Supply ranges | VDD: 1.8 V–5.5 V; VLCD: 2.5 V–5.5 V - enables direct interfacing with low-threshold COG or high-threshold TN LCDs |
| Bias configuration | Selectable 1/2 or 1/3 bias - matches electro-optical thresholds of diverse LCD modules without external resistors |
| Drive modes | Static, 1:2, 1:3, or 1:4 multiplex - configurable via mode-set command bits M[1:0] and B |
| RAM architecture | 80 × 4 static display RAM with bank-select (I/O), data pointer, and initialize/load commands - enables partial updates and dual-buffered display content |
Pinout & Package
Bare die package with 110 bumps; substrate (rear side) electrically isolated and referenced to VSS potential. Dummy pads D1–D9 are connected to VSS but not tested.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDAACK (1–3) | I²C acknowledge output | Signals successful byte reception on I²C bus; required for reliable multi-byte write sequences |
| SDA (4–6) | I²C serial data I/O | 3-wire parallel connection for noise immunity; must be externally pulled up |
| SCL (7–9) | I²C serial clock input | Drives internal timing; supports standard/fast-mode I²C up to 400 kHz |
| CLK (10) | Clock I/O | Functions as external clock input when OSC = VDD; outputs internal oscillator signal when OSC = VSS |
| VDD (11–13) | Logic supply | Power domain for digital core and I²C interface; decoupling required near die edge |
| OSC (15) | Oscillator select | Connect to VSS for internal 9.6 MHz oscillator; connect to VDD to enable external clock source |
| SA0 (20) | I²C slave address bit | Configures LSB of 7-bit I²C address (0x20–0x21); allows two devices on same bus |
| VSS (21–23) | Ground reference | Common return for logic and LCD bias circuits; substrate tied to this potential |
| VLCD (24–26) | LCD supply voltage | Independent analog rail for segment/backplane drive; sets full-scale LCD voltage and bias ratios |
| BP0–BP3 (28, 27, 110, 109) | LCD backplane outputs | Four dedicated outputs supporting static to 1:4 multiplex; BP0–BP3 mapped to RAM rows 0–3 |
| S0–S79 (29–108) | LCD segment outputs | 80 outputs aligned to RAM columns; each drives one LCD element in time-multiplexed fashion |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LCD bias generator | Internal 3-impedance voltage divider with switchable bypass - eliminates external bias resistors and reduces BOM count |
| Display RAM bank switching | Independent input/output bank selection in static and 1:2 modes - enables seamless display content swapping without visible flicker |
| No external components required | Self-contained oscillator, bias generation, and drive circuitry - simplifies PCB layout and qualifies for Chip-On-Glass (COG) integration |
| Wide operating voltage range | 1.8 V–5.5 V logic supply and 2.5 V–5.5 V LCD supply - supports battery-powered and industrial 5 V systems without level-shifting |
| Auto-incremental RAM addressing | Data pointer increments by 2–8 bytes per write depending on drive mode - minimizes I²C transaction overhead during full-screen updates |
Applications
| Portable Medical Instrumentation | Industrial Control Panel Displays |
|---|---|
|
Use Scenario: Battery-powered handheld blood glucose meters and pulse oximeters with segmented numeric readouts. IC Role / Device Role / Timing Role: Primary LCD controller/driver managing 4×7-segment digits and status icons using static or 1:2 multiplex mode. Use Value: Ultra-low standby current and 1.8 V operation extend battery life; integrated bias eliminates calibration drift across temperature. |
Use Scenario: DIN-rail mounted PLC HMIs displaying process values, alarms, and menu navigation. IC Role / Device Role / Timing Role: Central display driver interfacing to 20×14-segment alphanumeric LCD via I²C from ARM Cortex-M host MCU. Use Value: 400 kHz I²C support enables fast screen refresh; 5.5 V VLCD tolerance accommodates high-contrast twisted nematic modules. |
| Smart Energy Meter Displays | Consumer Appliance UI Panels |
|
Use Scenario: Electricity/water/gas meters with multi-line LCD showing consumption, tariff, and communication status. IC Role / Device Role / Timing Role: Dual-bank RAM controller driving 320-element dot-matrix LCD in 1:4 multiplex mode for high segment density. Use Value: Bank-select feature allows background rendering of next screen while current frame is displayed - eliminates visual tearing during transitions. |
Use Scenario: Microwave ovens, washing machines, and HVAC controllers with custom icon + numeric LCDs. IC Role / Device Role / Timing Role: Segment driver handling mixed 7-segment digits and fixed icons (e.g., timer, lock, temperature symbols). Use Value: Configurable 1/2 or 1/3 bias ensures optimal contrast across varying ambient temperatures and LCD batches. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD controller and driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8576C/1/2/3 | Same 80×4 RAM size and I²C interface, but fixed 1:4 multiplex only; no static or 1:2 mode support | Limited to high-multiplex LCDs; cannot drive static or low-multiplex displays like 7-segment modules | Choose PCF8576C if only 1:4 drive mode is needed and bank switching is unnecessary |
| HD44102 | Parallel interface (8-bit bus), no I²C; requires external bias resistors and clock source; 64×4 RAM | Demands more MCU GPIOs and external components; lower segment count limits display complexity | Choose HD44102 only for legacy designs with parallel MCU interfaces and no I²C availability |
Compared with PCF8576C and HD44102, the PCE85133AUG/DAZ uniquely combines I²C simplicity, 4-drive-mode flexibility, integrated bias, and bare-die packaging - making it optimal for space-constrained, low-power, and multi-format LCD applications where design reuse across display types is critical.
Availability
PCE85133AUG/DAZ is available at Aetrix Electronics and suitable for portable medical instrumentation, industrial control panel displays, smart energy meter displays, and consumer appliance UI panels requiring stable component supply and long-term lifecycle support.
Supply support for PCE85133AUG/DAZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and display interface ICs.
The PCE85133AUG/DAZ belongs to NXP's universal LCD driver product line, engineered specifically for cost-sensitive, low-power, and space-constrained applications requiring flexible multiplex support and minimal external components.
FAQ
What is the maximum LCD segment count supported by the PCE85133AUG/DAZ?
The PCE85133AUG/DAZ supports up to 320 LCD elements - calculated as 4 backplanes × 80 segments. This enables configurations such as 40 alphanumeric 7-segment characters, 20×14-segment characters, or arbitrary graphics layouts. The actual usable count depends on selected drive mode (static, 1:2, 1:3, or 1:4) and corresponding RAM row allocation per backplane.
Does the PCE85133AUG/DAZ require external components for LCD bias generation?
No, the PCE85133AUG/DAZ includes an internal LCD bias generator with a 3-impedance voltage divider and switchable bypass for 1/2 bias mode. No external resistors or capacitors are needed - the device derives all bias voltages directly from VLCD and VSS, satisfying the "no external components needed" claim in its official features list.
How does the PCE85133AUG/DAZ handle display RAM addressing during I²C writes?
The PCE85133AUG/DAZ uses a programmable data pointer initialized by the load-data-pointer command. After each byte write, the pointer auto-increments: by 8 in static mode, 4 in 1:2, 3 in 1:3, and 2 in 1:4 mode. This ensures correct RAM column alignment per drive mode - critical for accurate segment-to-element mapping without software bit-shifting.
Can the PCE85133AUG/DAZ drive both static and multiplexed LCDs in the same design?
Yes, the PCE85133AUG/DAZ supports static, 1:2, 1:3, and 1:4 multiplex modes via the mode-set command (bits M[1:0]). A single hardware design can accommodate different LCD modules - for example, using static mode for simple 7-segment displays and 1:4 mode for dense dot-matrix panels - with only firmware configuration changes required.
What is the function of the SA0 pin on the PCE85133AUG/DAZ?
The SA0 pin sets the least significant bit of the 7-bit I²C slave address: tied to VSS for address 0x20, or to VDD for address 0x21. This allows two PCE85133AUG/DAZ devices to share the same I²C bus - useful in systems requiring dual independent LCD sections, such as split-screen industrial HMIs or redundant display subsystems.
PCE85133AUG/DAZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Display Type:
- LCD
- Configuration:
- 320 Segment
- Interface:
- I2C
- Digits or Characters:
- 20 Characters, 40 Characters, 320 Elements
- Current - Supply:
- 22 µA
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Die
PCE85133AUG/DAZ FAQ
1.How can I place an order for PCE85133AUG/DAZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PCE85133AUG/DAZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCE85133AUG/DAZ reliable?
The price and inventory of PCE85133AUG/DAZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCE85133AUG/DAZ is usually 5 days.
3.What payment methods are accepted for PCE85133AUG/DAZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCE85133AUG/DAZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCE85133AUG/DAZ?
PCE85133AUG/DAZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCE85133AUG/DAZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCE85133AUG/DAZ?
For technical support, including PCE85133AUG/DAZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCE85133AUG/DAZ requirements.
6.How does Aetrix verify that PCE85133AUG/DAZ is sourced from the original manufacturer or authorized distributors?
All PCE85133AUG/DAZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCE85133AUG/DAZ meets industry standards.
7.What is the process for return or replacement of PCE85133AUG/DAZ?
All PCE85133AUG/DAZ units undergo pre-shipment inspection (PSI). If there is an issue with PCE85133AUG/DAZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCE85133AUG/DAZ part is unused and in its original packaging.
Return procedure for PCE85133AUG/DAZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCE85133AUG/DAZ Tags
-
PCA8561AHN/AY
NXP Semiconductors
-
SN74LS47N
Texas Instruments
-
PCF85176T/1Y
NXP Semiconductors
-
PCF85176H/1,518
NXP Semiconductors
-
BU9796AMUV-E2
Rohm Semiconductor
-
PCA85176H/Q900/1,5
NXP Semiconductors
-
PCF8537AH/1,518
NXP Semiconductors
-
LM3914VX/NOPB
Texas Instruments
-
PCF85134HL/1,118
NXP Semiconductors
-
AS1115-BSST
ams-OSRAM USA INC.
-
PCA8534AH/Q900/1,5
NXP Semiconductors
-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
