My Inquiry
My Account
NXP Semiconductors PCF2119AU/2DA/2,02
- Part No.:
- PCF2119AU/2DA/2,02
- Manufacturer:
- NXP Semiconductors
- Category:
- Display Drivers
- Package:
- -
- Datasheet:
-
PCF2119AU/2DA/2,02.pdf
- Description:
- IC LCD CTLR/DRIVER UNCASED
- Quantity:
- Payment:
- Shipping:
Inventory:3,897
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF2119AU/2DA/2 from NXP Semiconductors is a low-power CMOS LCD controller and driver IC designed to drive 2×16 or 1×32 character dot-matrix displays with 5×8 dot format. It integrates on-chip LCD bias voltage generation, 18-row/80-column drivers, 80-byte DDRAM, 240-character CGROM, and supports 4-bit/8-bit parallel and I²C-bus interfaces for microcontroller connectivity in space-constrained portable instrumentation.
For engineers reviewing the PCF2119AU/2DA/2 datasheet, PCF2119AU/2DA/2 pinout, PCF2119AU/2DA/2 application, or PCF2119AU/2DA/2 equivalent, key selection criteria include its dual-supply logic/LCD voltage architecture (VDD1: 1.5–5.5 V; VLCDOUT: 2.2–6.5 V), programmable temperature-compensated VLCD generator, icon blink capability, and support for 1:18/1:9/1:2 multiplex drive modes with automatic bias level selection.
Technical Context
The PCF2119AU/2DA/2 implements a frame-inversion driving scheme with automatic bias voltage generation for 5-level (1:18, 1:9) and 4-level (1:2) LCD bias schemes. Its internal oscillator (no external components required) or external clock input (via OSC pin) feeds a timing generator that synchronizes display refresh, DDRAM access, and instruction execution independently of bus activity.
It features dual-voltage-domain operation: VDD1 powers logic circuits and interfaces, while VDD2/VDD3 (2.2–4 V each) supply the charge-pump-based VLCD generator. The chip supports direct mode for icon-only operation-bypassing the internal VLCD generator by connecting VLCDOUT to VDD2-to reduce current consumption below 25 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Display Format | 2×16 or 1×32 characters, 5×8 dot matrix; supports 160 icons via dedicated R17/R18 row drivers |
| Logic Supply Voltage | VDD1 = 1.5 V to 5.5 V - enables single/dual-cell battery operation in portable devices |
| LCD Supply Voltage | VLCDOUT = 2.2 V to 6.5 V - programmable via 6-bit registers VA/VB with −0.16 %/K to −0.24 %/K tempco |
| Multiplex Rates | 1:18 (full display), 1:9 (1×16 + 80 icons), 1:2 (icon-only) - auto-configured bias voltages per mode |
| Current Consumption | <25 µA in icon mode; <2 µA in power-down - achieved via direct mode and internal oscillator disable |
| Interface Options | 4-bit/8-bit parallel (E, R/W, RS, DB0–DB7) and 2-wire I²C (SCL/SDA) - selectable without hardware change |
| Memory Resources | 80-byte DDRAM, 240-character CGROM (5×8), 16-byte CGRAM (5×8) - 4 bytes reserved for icon mapping |
Pinout & Package
Bare die package with 168 bumps; requires flip-chip or wire-bond mounting onto custom substrate. Pin assignment follows standard PCF2119x die layout with dedicated VDD1/VDD2/VDD3, VSS1/VSS2, VLCDIN/VLCDOUT/VLCDSENSE, and dual-function data bus (DB0–DB7 with SA0 alias on DB3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 (pins 1–6) | Logic supply input | Powers core logic, interface buffers, and internal oscillator; accepts 1.5–5.5 V for battery compatibility |
| VDD2/VDD3 (pins 7–18) | VLCD generator supply | Paired 2.2–4 V inputs for internal charge pump; must be equal and decoupled locally |
| E (pin 19) | Parallel interface enable | Active-HIGH strobe; clocks data on falling edge; must be LOW when using I²C interface |
| R/W (pin 158) | Read/write control | Internal pull-up; HIGH = read DDRAM/CGROM, LOW = write; determines data direction on DB0–DB7 |
| RS (pin 159) | Register select | Internal pull-up; HIGH = data register (DDRAM/CGRAM), LOW = instruction register (function set, display control) |
| DB0–DB7 (pins 160–167) | Bidirectional data bus | 8-bit 3-state interface; DB7 doubles as busy flag; DB3 serves as I²C address bit SA0 in serial mode |
| SCL/SDA (pins 151–152, 156–157) | I²C serial interface | Must be tied to VSS1 or VDD1 when using parallel interface; support standard-mode (100 kHz) I²C communication |
| VLCDIN/VLCDOUT/VLCDSENSE (pins 36–49) | On-chip VLCD regulation | Three-pin feedback network for internal voltage multiplier; configuration depends on internal/external VLCD sourcing |
| R17/R18 (pins 59, 141) | Icon row drivers | Dedicated outputs for 160-icon display; R17 has duplicate bump (R17DUP) for robust routing |
| PD (pin 155) | Power-down control | Active-HIGH entry into ultra-low-power state (<2 µA); preserves DDRAM and register state |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VLCD generator | Configurable 2×/3×/4× voltage multiplication with programmable temperature compensation (−0.16 to −0.24 %/K) |
| Multi-multiplex drive | Hardware-automated switching between 1:18 (full text), 1:9 (text+icons), and 1:2 (icons only) modes with matching bias levels |
| Icon blink function | Hardware-timed blinking of up to 160 icons without MCU intervention; uses 8 CGRAM bytes when enabled |
| Direct mode operation | Bypasses internal VLCD generator by connecting VLCDOUT to VDD2 - reduces current to <25 µA in icon-only use |
| Dual interface support | Single die supports both parallel (4/8-bit) and I²C buses; no PCB redesign needed when changing host interface |
Applications
| Portable Instrument Display | Point-of-Sale Terminal UI |
|---|---|
Use Scenario: Battery-powered handheld multimeter or environmental sensor with 2-line alphanumeric display and status icons. IC Role / Device Role / Timing Role: Primary LCD controller managing DDRAM updates, CGROM character mapping, and real-time icon blink for battery/alarms. Use Value: Ultra-low icon-mode current (<25 µA) extends battery life; direct mode eliminates need for external VLCD regulator. | Use Scenario: Compact retail POS terminal requiring 1-line 32-character display with transaction status and payment method icons. IC Role / Device Role / Timing Role: Interface-agnostic display driver handling both parallel MCU commands and I²C-based remote configuration. Use Value: Dual-interface flexibility allows same PCB design for different host processors; 1:9 multiplex mode supports mixed text+icon layout. |
| Telecom Equipment Front Panel | Industrial Control HMI Module |
Use Scenario: VoIP phone or PBX system front panel showing caller ID, line status, and softkey labels with dynamic icons. IC Role / Device Role / Timing Role: Character generator and display manager with built-in Japanese kana support and user-defined symbol storage. Use Value: On-chip CGROM includes alphanumeric, kana, and 16 customizable 5×8 symbols - reduces firmware overhead for localized UIs. | Use Scenario: DIN-rail mounted PLC interface module displaying process values, alarms, and navigation prompts in harsh environments. IC Role / Device Role / Timing Role: Robust LCD driver with temperature-compensated VLCD output and frame inversion to prevent LCD image retention. Use Value: Programmable −0.16 %/K to −0.24 %/K VLCD tempco maintains contrast across −40 °C to +85 °C operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD controller and driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF2119DU/2/2 | Same die, identical electrical specs and pinout; differs only in revision marking and tray packaging (12NC 935272743033) | No functional difference; intended for same display configurations and interface modes | Select when bare-die integration requires alternate logistics or traceability requirements |
| ST7066U | 4-bit/8-bit parallel only; no I²C interface; fixed 1:16 multiplex; no icon blink or direct mode | Lacks icon-specific features and ultra-low-power modes; limited to basic character displays without dynamic indicators | Choose only for cost-sensitive, non-battery applications where I²C and icon functionality are unnecessary |
Compared with PCF2119DU/2/2, the PCF2119AU/2DA/2 offers identical performance but distinct tray packaging and traceability (12NC 935273369033); versus ST7066U, it adds I²C support, programmable VLCD tempco, icon blink, and direct mode - enabling lower system BOM count and extended battery runtime.
Availability
PCF2119AU/2DA/2 is available at Aetrix Electronics and suitable for portable instruments, point-of-sale terminals, and telecom equipment requiring stable component supply, long-term lifecycle support, and consistent bare-die electrical performance.
Supply support for PCF2119AU/2DA/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in interface, power management, and display technologies.
The PCF2119x product line was designed specifically for ultra-low-power, multi-interface LCD display control in battery-operated portable electronics - integrating bias generation, memory, and flexible bus options into a single bare-die solution.
FAQ
What display configurations does the PCF2119AU/2DA/2 support?
The PCF2119AU/2DA/2 supports 2-line × 16-character or 1-line × 32-character displays using a 5×8 dot matrix format. It also drives up to 160 icons via dedicated R17/R18 row outputs. Multiplex rates include 1:18 (full display), 1:9 (1×16 + icons), and 1:2 (icon-only), with automatic bias voltage selection per mode. The PCF2119AU/2DA/2 achieves this using integrated 18-row and 80-column drivers, DDRAM, and CGROM.
How does the PCF2119AU/2DA/2 achieve ultra-low power consumption?
The PCF2119AU/2DA/2 achieves ultra-low power through multiple mechanisms: direct mode bypasses the internal VLCD generator by connecting VLCDOUT to VDD2 (reducing icon-mode current to <25 µA), power-down mode disables all static currents (<2 µA) while preserving RAM, and programmable temperature compensation avoids overvoltage. Its on-chip oscillator requires no external components, further minimizing system current. These features make the PCF2119AU/2DA/2 ideal for battery-powered portable instrumentation.
Can the PCF2119AU/2DA/2 operate with both parallel and I²C interfaces on the same hardware?
Yes - the PCF2119AU/2DA/2 supports both 4-bit/8-bit parallel and 2-wire I²C interfaces, but not simultaneously. When using I²C, pins E, R/W, RS, and DB0–DB7 must be configured per datasheet (E held LOW, SCL/SDA active, parallel pins tied to VSS1/VDD1). The same PCF2119AU/2DA/2 die can be deployed across different host platforms without redesign, provided interface selection is handled in firmware and board layout accommodates both options.
What is the role of VLCDSENSE, VLCDIN, and VLCDOUT on the PCF2119AU/2DA/2?
These three pins form the feedback network for the PCF2119AU/2DA/2's on-chip VLCD generator. VLCDSENSE monitors output voltage for regulation; VLCDIN supplies the bias level generator; VLCDOUT delivers the regulated LCD operating voltage. When VLCD is generated internally, all three pins are interconnected. When using an external VLCD source, VLCDSENSE connects only to VLCDIN, and VLCDOUT remains open. This architecture ensures stable, temperature-compensated biasing independent of VDD1.
Does the PCF2119AU/2DA/2 support user-defined characters and Japanese kana?
Yes - the PCF2119AU/2DA/2 includes 16-byte CGRAM (5×8 format) for user-defined symbols, with 4 bytes allocated for icon mapping and 8 bytes used when icon blink is enabled. Its CGROM contains 240 predefined characters including alphanumeric, Japanese kana, and international symbols. This enables localized UIs and custom status indicators without external font ROM, directly supported by the PCF2119AU/2DA/2's instruction set and DDRAM addressing.
PCF2119AU/2DA/2,02 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Display Type:
- -
- Configuration:
- -
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
PCF2119AU/2DA/2,02 FAQ
1.How can I place an order for PCF2119AU/2DA/2,02 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF2119AU/2DA/2,02 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF2119AU/2DA/2,02 reliable?
The price and inventory of PCF2119AU/2DA/2,02 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF2119AU/2DA/2,02 is usually 5 days.
3.What payment methods are accepted for PCF2119AU/2DA/2,02?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF2119AU/2DA/2,02 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF2119AU/2DA/2,02?
PCF2119AU/2DA/2,02 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF2119AU/2DA/2,02 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF2119AU/2DA/2,02?
For technical support, including PCF2119AU/2DA/2,02 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF2119AU/2DA/2,02 requirements.
6.How does Aetrix verify that PCF2119AU/2DA/2,02 is sourced from the original manufacturer or authorized distributors?
All PCF2119AU/2DA/2,02 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF2119AU/2DA/2,02 meets industry standards.
7.What is the process for return or replacement of PCF2119AU/2DA/2,02?
All PCF2119AU/2DA/2,02 units undergo pre-shipment inspection (PSI). If there is an issue with PCF2119AU/2DA/2,02, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF2119AU/2DA/2,02 part is unused and in its original packaging.
Return procedure for PCF2119AU/2DA/2,02:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF2119AU/2DA/2,02 Tags
-
PCA8561AHN/AY
NXP Semiconductors
-
SN74LS47N
Texas Instruments
-
PCF85176T/1Y
NXP Semiconductors
-
PCF85176H/1,518
NXP Semiconductors
-
BU9796AMUV-E2
Rohm Semiconductor
-
PCA85176H/Q900/1,5
NXP Semiconductors
-
PCF8537AH/1,518
NXP Semiconductors
-
LM3914VX/NOPB
Texas Instruments
-
PCF85134HL/1,118
NXP Semiconductors
-
AS1115-BSST
ams-OSRAM USA INC.
-
PCA8534AH/Q900/1,5
NXP Semiconductors
-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
