NXP Semiconductors PCF85063BTL/1,118
- Part No.:
- PCF85063BTL/1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Real Time Clocks
- Package:
- 10-XFDFN Exposed Pad
- Datasheet:
-
PCF85063BTL/1,118.pdf
- Description:
- IC RTC CLK/CALENDAR SPI 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:19,731
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF85063BTL/1,118 from NXP Semiconductors is a low-power SPI-interface Real-Time Clock (RTC) and calendar IC with BCD-coded timekeeping, programmable clock output (1 Hz to 32.768 kHz), alarm and countdown timer functions, and ±2 ppm post-calibration accuracy. It operates from 0.9 V to 5.5 V and draws only 0.22 µA at 3.3 V, making it ideal for battery-powered digital cameras and printers.
For engineers reviewing the PCF85063BTL/1,118 datasheet, PCF85063BTL/1,118 pinout, PCF85063BTL/1,118 application, or PCF85063BTL/1,118 equivalent, key selection criteria include its DFN2626-10 package, 7 Mbit/s SPI interface, integrated oscillator load capacitors (7 pF or 12.5 pF), offset register for frequency tuning, and interrupt-driven alarm/timer functionality.
Technical Context
The PCF85063BTL/1,118 integrates a 32.768 kHz crystal oscillator with selectable internal load capacitance (7 pF or 12.5 pF), a 14-stage prescaler chain, and auto-incrementing 18×8-bit register map. Its RTC logic freezes time counters during SPI read/write to prevent carry errors, and supports both 12- and 24-hour modes via Control_1 bit 1.
It implements two correction modes: MODE = 0 applies offset pulses once every two hours (1 pulse/minute), while MODE = 1 applies them every four minutes (up to 60 pulses/second). The CLKOUT pin delivers push-pull square waves at seven programmable frequencies, with STOP-bit behavior varying per selected frequency - e.g., 4.096 kHz and lower are forced LOW when STOP = 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | SPI-bus, 7 Mbit/s max; CE/SCL/SDIO pins support standard 3-wire serial communication with auto-incrementing address pointer |
| Supply Voltage | 0.9 V to 5.5 V; enables direct integration into ultra-low-voltage battery systems and mixed-voltage host designs |
| Quiescent Current | 0.22 µA typical at VDD = 3.3 V, Tamb = 25 °C; ensures multi-year operation on coin-cell batteries |
| Timekeeping Accuracy | ±2 ppm after offset calibration; corresponds to ±0.0864 s/day deviation, validated via programmable offset register (02h) |
| CLKOUT Frequencies | Seven selectable outputs: 32.768 kHz, 16.384 kHz, 8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz; all except 32.768 kHz have 50:50 duty cycle |
| Alarm & Timer | Full BCD-coded alarm registers (seconds through weekday); 8-bit countdown timer with configurable interrupt trigger and timer flag (TF) status reporting |
| Oscillator Support | On-chip 32.768 kHz oscillator with user-selectable internal load capacitors (CAP_SEL = 0 → 7 pF; CAP_SEL = 1 → 12.5 pF) |
Pinout & Package
PCF85063BTL/1,118 is housed in a DFN2626-10 (SOT1197-1) thermally enhanced, leadless package measuring 2.6 mm × 2.6 mm × 0.5 mm. The exposed die paddle is electrically isolated and recommended for thermal anchoring to a PCB copper pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OSCI (1) | Oscillator input | Accepts 32.768 kHz crystal input; internal capacitors eliminate need for external load caps when CAP_SEL is configured |
| OSCO (2) | Oscillator output | Drives crystal in Pierce configuration; not intended for system clock distribution |
| CLKOE (3) | CLKOUT enable control | Active-HIGH signal that gates CLKOUT output; overrides COF[2:0] setting when LOW |
| INT (4) | Interrupt output | Open-drain output asserting alarms, timer events, or correction pulses; requires external pull-up |
| VSS (5) | Ground supply | Primary reference for all analog and digital circuitry; connects to exposed paddle via high-ohmic silicon attach |
| CE (6) | Chip enable | Active-LOW SPI select; deassertion resets interface and disables internal logic clocks |
| SCL (7) | Serial clock input | Master-generated SPI clock; synchronous edge-triggered sampling of SDIO data |
| SDIO (8) | Serial data I/O | Bidirectional SPI data line; supports half-duplex read/write with auto-incrementing address pointer |
| CLKOUT (9) | Programmable clock output | Push-pull output delivering selected frequency; disabled by CLKOE = LOW or COF[2:0] = 111 |
| VDD (10) | Supply voltage | Single-supply rail supporting 0.9–5.5 V; powers RTC core, SPI interface, and CLKOUT driver |
Key Features
| Feature | Design Value |
|---|---|
| Auto-incrementing register map | 18×8-bit address space (00h–11h) increments after each SPI byte transfer, simplifying sequential time/alarm register access |
| BCD-coded time registers | Seconds through years stored in Binary-Coded Decimal format, eliminating software binary-to-BCD conversion overhead |
| Two correction modes | MODE = 0 (normal): 2-hour correction interval; MODE = 1 (fast): 4-minute interval - enabling trade-off between accuracy stability and power consumption |
| Integrated oscillator load capacitors | Selectable CL = 7 pF or 12.5 pF via CAP_SEL bit eliminates external capacitor placement and reduces bill-of-materials count |
| STOP bit with deterministic restart | Halts RTC counters without resetting prescaler F0/F1; first time increment occurs 0.5078–0.5079 s after STOP release, ensuring predictable resumption |
| Free RAM byte | 8-bit user-accessible RAM at address 03h for storing system state, flags, or calibration data across power cycles |
Applications
| Digital Still Camera | Printer / Copier |
|---|---|
Use Scenario: Maintaining accurate timestamp metadata for JPEG/RAW image files during intermittent power cycles and flash operations. IC Role / Device Role / Timing Role: Primary RTC and calendar source; provides BCD-formatted time/date to image processor via SPI during file header generation. Use Value: Enables reliable EXIF timestamping without external crystal or timing firmware, reducing boot-time latency and memory footprint. | Use Scenario: Tracking print job timestamps, maintenance intervals, and firmware update logs in networked office printers. IC Role / Device Role / Timing Role: Standalone calendar engine synchronized to host MCU via SPI; drives real-time job queuing and service alerts. Use Value: Eliminates reliance on host CPU for timekeeping during sleep states, preserving system-level power efficiency and log integrity. |
| Mobile Equipment | Battery-Powered IoT Sensor Node |
Use Scenario: Providing wake-up scheduling and event logging in portable medical monitors or handheld test equipment. IC Role / Device Role / Timing Role: Low-power RTC with alarm-triggered wake-up; generates INT pulses to wake host MCU from deep-sleep mode. Use Value: Achieves sub-µA system standby current while maintaining precise time-based scheduling and audit trails. | Use Scenario: Timestamping sensor readings (temperature, humidity) in edge-deployed environmental monitors powered by Li-SOCl₂ cells. IC Role / Device Role / Timing Role: Autonomous timekeeper with programmable 1 Hz CLKOUT driving ADC sampling clock and alarm-triggered data upload. Use Value: Delivers ±2 ppm accuracy over temperature and aging without requiring host intervention or external calibration infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RTC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF85063TPL/1,118 | Identical electrical specs and register map; differs only in tape-and-reel packaging (13-inch vs. 7-inch reel) | No functional difference; same PCB layout, firmware, and thermal profile | Select when larger-volume reels align with production planning or logistics requirements |
| DS3231M | Higher accuracy (±2 ppm over -40°C to +85°C) with integrated TCXO; I²C-only interface; no CLKOUT frequency selection | Superior temperature stability but lacks SPI interface and programmable clock output flexibility | Choose for mission-critical timing where ambient temperature varies widely and I²C is preferred |
Compared with PCF85063BTL/1,118, the PCF85063TPL/1,118 offers identical functionality in alternate packaging, while the DS3231M trades SPI configurability and multi-frequency CLKOUT for superior temperature-compensated accuracy and I²C simplicity - making it suitable for thermally demanding environments where interface flexibility is secondary.
Availability
PCF85063BTL/1,118 is available at Aetrix Electronics and suitable for digital still cameras, printers, and battery-powered mobile equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for PCF85063BTL/1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in low-power mixed-signal design.
The PCF85063BTL/1,118 belongs to NXP's Tiny RTC family, engineered specifically for space-constrained, battery-operated consumer and peripheral devices needing high-accuracy timekeeping with minimal external components and flexible SPI interfacing.
FAQ
What is the maximum SPI clock frequency supported by the PCF85063BTL/1,118?
The PCF85063BTL/1,118 supports a maximum SPI data rate of 7 Mbit/s, as specified in the official NXP datasheet Rev. 6. This allows fast register reads/writes without compromising timing margins, and is compatible with most modern microcontrollers' SPI peripherals operating at ≤3.5 MHz SCL frequency (since SPI bit rate equals SCL frequency for standard mode).
Does the PCF85063BTL/1,118 require external load capacitors for the 32.768 kHz crystal?
No, the PCF85063BTL/1,118 integrates selectable oscillator load capacitors (7 pF or 12.5 pF) controlled by the CAP_SEL bit in Control_1 register (00h). External capacitors are unnecessary unless using a crystal outside the specified CL range - in which case the internal capacitors must be disabled and external ones added.
How does the STOP bit affect the CLKOUT signal on the PCF85063BTL/1,118?
When STOP = 1, CLKOUT is forced LOW for frequencies ≤4.096 kHz (COF[2:0] = 011 through 110), while 32.768 kHz and 16.384 kHz outputs remain unaffected. This behavior is documented in Table 11 and Section 8.2.1.2 of the PCF85063BTL/1,118 datasheet, enabling selective clock gating during time-setting sequences.
Can the PCF85063BTL/1,118 generate interrupts for both alarm and timer events on the same INT pin?
Yes, the PCF85063BTL/1,118 uses a single open-drain INT pin for all events - including alarm (AF), minute/half-minute (MI/HMI), timer (TF), and correction pulses. The controlling system distinguishes sources by reading Control_2 register bits (AF, MI, HMI, TF) immediately after INT assertion, as described in Figure 7 and Section 8.2.2.1.
What is the function of the free RAM byte at address 03h in the PCF85063BTL/1,118?
The RAM_byte register (address 03h) is an 8-bit user-accessible memory location that retains data across power cycles and is unaffected by RTC reset or STOP operations. It is commonly used to store system state flags, calibration offsets, or firmware version identifiers - providing non-volatile context without requiring external EEPROM.
PCF85063BTL/1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 10-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, Leap Year, Square Wave Output
- Memory Size:
- -
- Time Format:
- HH:MM:SS (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- SPI
- Voltage - Supply:
- 0.9V ~ 5.5V
- Voltage - Supply, Battery:
- -
- Current - Timekeeping (Max):
- 0.6µA @ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-DFN (2.6x2.6)
PCF85063BTL/1,118 FAQ
1.How can I place an order for PCF85063BTL/1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF85063BTL/1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF85063BTL/1,118 reliable?
The price and inventory of PCF85063BTL/1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF85063BTL/1,118 is usually 5 days.
3.What payment methods are accepted for PCF85063BTL/1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF85063BTL/1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF85063BTL/1,118?
PCF85063BTL/1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF85063BTL/1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF85063BTL/1,118?
For technical support, including PCF85063BTL/1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF85063BTL/1,118 requirements.
6.How does Aetrix verify that PCF85063BTL/1,118 is sourced from the original manufacturer or authorized distributors?
All PCF85063BTL/1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF85063BTL/1,118 meets industry standards.
7.What is the process for return or replacement of PCF85063BTL/1,118?
All PCF85063BTL/1,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCF85063BTL/1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF85063BTL/1,118 part is unused and in its original packaging.
Return procedure for PCF85063BTL/1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF85063BTL/1,118 Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
