Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Display Drivers

NXP Semiconductors PCF85133U/2DA/1,02

Name: PCF85133U/2DA/1,02
Brand: NXP Semiconductors
SKU: PCF85133U/2DA/1,02
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PCF85133U/2DA/1,02

Manufacturer:: NXP Semiconductors

Category:: Display Drivers

Package:: -

Datasheet:: PCF85133U/2DA/1,02.pdf

Description:: IC LCD DRIVER UNIV UNCASED DIE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,888

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PCF85133U/2DA/1 from NXP Semiconductors is a single-chip universal LCD controller and driver for static or low-multiplex-rate LCDs, supporting up to 4 backplanes and 80 segments. It delivers I²C-bus (400 kHz) interface, internal LCD bias generation, 80 × 4-bit display RAM with auto-increment addressing, and selectable frame frequencies of 82 Hz or 110 Hz. It is used in embedded instrumentation displays requiring compact, low-power segment driving without external bias components.

For engineers reviewing the PCF85133U/2DA/1 datasheet, PCF85133U/2DA/1 pinout, PCF85133U/2DA/1 application, or PCF85133U/2DA/1 equivalent, this device serves as a drop-in solution for 7-segment numeric, 14-segment alphanumeric, or custom graphic LCDs in industrial meters, medical handhelds, and home appliance UIs where multiplexing flexibility and I²C simplicity are critical.

Technical Context

The PCF85133U/2DA/1 implements a fully integrated LCD drive architecture with programmable multiplex configuration (static, 1:2, 1:3, or 1:4), selectable bias (1/2 or 1/3), and frame frequency control via FF pin. Its internal oscillator (enabled by OSC–VSS tie) generates clock signals distributed via CLK pin in cascaded systems.

Display data flows through an 80 × 4-bit static RAM mapped directly to segment outputs S0–S79 and backplane outputs BP0–BP3. Hardware subaddressing (A0–A2) and bank switching enable seamless cascading across up to 5120 total display elements, while the output bank selector synchronizes RAM row access with multiplex timing phases.

Key Specifications

Parameter	Value and Actual Design Meaning
Interface	I²C-bus at 400 kHz - enables direct microcontroller connection with minimal GPIO usage and no protocol overhead.
Segment/Backplane Support	80 segment outputs (S0–S79) and 4 backplane outputs (BP0–BP3) - supports static, 1:2, 1:3, or 1:4 multiplexed LCDs up to 320 elements (4 × 80).
Display RAM	80 × 4-bit static RAM - stores full display state with one-to-one mapping to LCD elements; supports auto-incremental loading and bank switching.
Frame Frequency	82 Hz or 110 Hz (typical) - selected via FF pin; ensures flicker-free visibility while minimizing power consumption in battery-operated devices.
LCD Supply Range	VLCD = 2.5 V to 6.5 V - accommodates low-threshold, guest-host, and high-threshold twisted nematic LCDs without external voltage scaling.
Logic Supply Range	VDD = 1.8 V to 5.5 V - enables interoperability with modern low-voltage MCUs and mixed-supply systems.
Bias Generation	Internal fractional bias (1/2 or 1/3) - eliminates need for external resistive dividers or charge pumps; bias voltage derived from VLCD–VSS divider.

Pinout & Package

Bare die package (110 bumps, 4.16 × 1.07 × 0.38 mm) with flip-chip bump interconnect; substrate (rear side) electrically isolated and held at VSS potential.

Pin/Terminal	Circuit Role	Design Meaning
SDAACK (1–3)	I²C acknowledge output	Signals successful byte reception on I²C bus; required for multi-master arbitration and error detection.
SDA (4–6)	I²C serial data I/O	Bi-directional data line for command/data transfer; supports standard and fast-mode I²C protocols.
SCL (7–9)	I²C serial clock input	Master-generated clock synchronizing all I²C transactions; must be pulled up externally.
CLK (10)	Clock I/O	Outputs internal oscillator clock when OSC = VSS; accepts external clock when OSC = VDD - essential for synchronization in cascaded configurations.
VDD (11–13)	Digital supply	Power source for logic core and I²C interface; operates from 1.8 V to 5.5 V with tight regulation tolerance.
SYNC (14)	Cascade sync I/O	Propagates frame timing across multiple PCF85133U/2DA/1 dies to maintain phase alignment of multiplex waveforms.
OSC (15)	Oscillator mode select	Tie to VSS enables internal oscillator; tie to VDD disables it and enables external clock - determines clock source topology.
FF (16)	Frame frequency select	Configures LCD refresh rate: VDD → 82 Hz, VSS → 110 Hz - directly impacts perceived flicker and power draw.
A0–A2 (17–19)	Hardware subaddress inputs	Set 3-bit device address for I²C subaddressing; enables efficient RAM write distribution across cascaded devices.
SA0 (20)	Slave address bit	Extends I²C slave address to support up to 8 unique devices on same bus without address conflict.
VSS (21–23)	Ground reference	Common return for digital logic, I²C, and internal bias generator; substrate must be electrically isolated and tied to VSS.
VLCD (24–26)	LCD supply input	Provides high-voltage source for LCD segment/backplane drive; range 2.5 V–6.5 V supports diverse LCD technologies.
BP0–BP3 (27,28,109,110)	LCD backplane outputs	Generate time-multiplexed AC waveforms; configurable per drive mode - BP0–BP3 active in 1:4, paired in 1:2/1:3, paralleled in static.
S0–S79 (29–108)	LCD segment outputs	Drive individual LCD segments; each maps to specific RAM bit; unused outputs left open-circuit - no external drivers needed.

Key Features

Feature	Design Value
Integrated LCD bias generator	Eliminates external resistor networks or charge pumps; generates precise 1/2 or 1/3 bias from VLCD using internal voltage-follower buffers.
Auto-incremental RAM addressing	Reduces I²C transaction count by automatically advancing data pointer after each byte write - cuts firmware overhead in dynamic display updates.
Cascadable architecture	Supports up to 5120 total display elements via SYNC and CLK chaining; subaddressing allows seamless RAM writes across die boundaries without host intervention.
Independent logic/LCD supplies	Enables VDD = 1.8 V (MCU domain) and VLCD = 5.0 V (LCD domain) simultaneously - simplifies power domain partitioning in mixed-voltage systems.
Versatile blinking control	Hardware-managed blink modes (full display, partial, or per-segment) reduce CPU load and ensure consistent timing without software timers.

Applications

Industrial Panel Meters	Medical Handheld Devices
Use Scenario: Digital multimeters and process controllers displaying real-time sensor readings with 4-digit numeric output and status icons. IC Role / Device Role / Timing Role: Primary LCD controller/driver handling 40×7-segment digits and 20×14-segment symbols; manages multiplex timing, bias, and I²C command parsing. Use Value: Enables compact PCB layout with no external bias components; 1:4 multiplex mode supports high-contrast 320-element displays at 110 Hz for stable readability under variable lighting.	Use Scenario: Portable blood glucose monitors and pulse oximeters requiring low-power, high-reliability alphanumeric displays with battery life >1 year. IC Role / Device Role / Timing Role: Standalone display interface between ARM Cortex-M0+ MCU and COG-based LCD; handles static or 1:2 drive with 1/2 bias for low-VLCD operation. Use Value: 1.8 V logic compatibility reduces system power; internal oscillator eliminates external crystal; blinking control highlights critical alerts without MCU involvement.
Home Appliance Control Panels	Smart Energy Meters
Use Scenario: Microwave ovens and washing machines showing time, cycle status, and temperature using segmented graphics and icons. IC Role / Device Role / Timing Role: Graphics-capable LCD driver managing up to 320 custom elements (e.g., timer bars, mode indicators); uses RAM bank switching for dual-screen animation. Use Value: 80×4-bit RAM stores full UI state; auto-increment addressing accelerates firmware updates during mode transitions; wide VLCD range supports legacy and new LCD modules.	Use Scenario: DIN-rail mounted electricity meters displaying kWh, tariff, and communication status on segmented LCDs with tamper-resistant glass. IC Role / Device Role / Timing Role: Robust display subsystem operating across –25°C to +70°C; drives 1:3 multiplexed LCD with 1/3 bias to maximize contrast under wide temperature swings. Use Value: Internal bias generator maintains stable RMS voltages despite VLCD drift; SYNC pin ensures synchronized frame updates across multi-die meter displays.

Industrial Panel Meters

Medical Handheld Devices

Use Scenario: Digital multimeters and process controllers displaying real-time sensor readings with 4-digit numeric output and status icons.

IC Role / Device Role / Timing Role: Primary LCD controller/driver handling 40×7-segment digits and 20×14-segment symbols; manages multiplex timing, bias, and I²C command parsing.

Use Value: Enables compact PCB layout with no external bias components; 1:4 multiplex mode supports high-contrast 320-element displays at 110 Hz for stable readability under variable lighting.

Use Scenario: Portable blood glucose monitors and pulse oximeters requiring low-power, high-reliability alphanumeric displays with battery life >1 year.

IC Role / Device Role / Timing Role: Standalone display interface between ARM Cortex-M0+ MCU and COG-based LCD; handles static or 1:2 drive with 1/2 bias for low-VLCD operation.

Use Value: 1.8 V logic compatibility reduces system power; internal oscillator eliminates external crystal; blinking control highlights critical alerts without MCU involvement.

Home Appliance Control Panels

Smart Energy Meters

Use Scenario: Microwave ovens and washing machines showing time, cycle status, and temperature using segmented graphics and icons.

IC Role / Device Role / Timing Role: Graphics-capable LCD driver managing up to 320 custom elements (e.g., timer bars, mode indicators); uses RAM bank switching for dual-screen animation.

Use Value: 80×4-bit RAM stores full UI state; auto-increment addressing accelerates firmware updates during mode transitions; wide VLCD range supports legacy and new LCD modules.

Use Scenario: DIN-rail mounted electricity meters displaying kWh, tariff, and communication status on segmented LCDs with tamper-resistant glass.

IC Role / Device Role / Timing Role: Robust display subsystem operating across –25°C to +70°C; drives 1:3 multiplexed LCD with 1/3 bias to maximize contrast under wide temperature swings.

Use Value: Internal bias generator maintains stable RMS voltages despite VLCD drift; SYNC pin ensures synchronized frame updates across multi-die meter displays.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LCD controller and driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PCF8532T/1,118	80-segment, 4-backplane driver with identical I²C interface and RAM structure but lacks frame frequency selection (fixed 100 Hz) and has no FF pin.	Best suited for cost-sensitive designs where 100 Hz frame rate is acceptable and external clocking is not required.	Select PCF8532T/1,118 only if 82/110 Hz flexibility is unnecessary and cascading with PCF85133U/2DA/1 is not planned.
HT1621B	128-segment, 4-backplane driver with SPI interface (no I²C), wider VLCD range (2.4–5.5 V), but requires external RC oscillator and bias resistors.	Preferred for SPI-based MCU platforms needing higher segment count and simpler BOM, but adds layout complexity for bias network.	Choose HT1621B when migrating from I²C to SPI infrastructure or when >80 segments are required and external bias components are acceptable.

Compared with PCF85133U/2DA/1, PCF8532T/1,118 offers identical drive capability at lower cost but sacrifices frame rate tuning, while HT1621B trades I²C convenience for higher segment density and SPI compatibility - both require PCB redesign and firmware adaptation.

Availability

PCF85133U/2DA/1 is available at Aetrix Electronics and suitable for industrial panel meters, medical handheld devices, and home appliance control panels requiring stable component supply, long-term lifecycle support, and bare-die integration flexibility.

Supply support for PCF85133U/2DA/1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and display interface ICs.

The PCF85133U/2DA/1 belongs to NXP's universal LCD driver product line, engineered specifically for low-multiplex-rate segment displays in resource-constrained embedded systems where integration, low power, and I²C simplicity are paramount.

FAQ

What is the maximum number of LCD elements the PCF85133U/2DA/1 can drive in a single device?

The PCF85133U/2DA/1 supports up to 320 LCD elements - calculated as 4 backplanes × 80 segments - in 1:4 multiplex mode. This capacity covers configurations such as 40 seven-segment digits, 20 fourteen-segment alphanumeric characters, or any custom graphic layout within that element limit. The device does not support more than 4 backplanes or exceed 80 segment outputs per die.

Does the PCF85133U/2DA/1 require external components for LCD bias generation?

No, the PCF85133U/2DA/1 includes an internal LCD bias generator that produces precise 1/2 or 1/3 bias voltages directly from the VLCD supply using an on-chip resistor divider and voltage-follower buffers. This eliminates the need for external resistors, capacitors, or charge pumps - reducing BOM count and PCB area while improving bias stability across temperature and supply variations.

How does cascading work with multiple PCF85133U/2DA/1 bare dies?

Cascading multiple PCF85133U/2DA/1 dies is achieved using the SYNC and CLK pins: the CLK output of one die drives the CLK input of the next, while SYNC propagates frame timing. Hardware subaddressing (A0–A2) and auto-wrap RAM writes allow sequential display data to flow across die boundaries without host re-addressing - enabling up to 5120 total elements in a single I²C transaction chain.

What are the valid voltage ranges for VDD and VLCD on the PCF85133U/2DA/1?

The PCF85133U/2DA/1 accepts VDD from 1.8 V to 5.5 V for logic operation and I²C interface, and VLCD from 2.5 V to 6.5 V for LCD panel driving. These independent supply rails allow optimization - for example, VDD = 1.8 V for ultra-low-power MCU interfacing while VLCD = 5.0 V for high-contrast TN LCDs - with no level-shifting required between domains.

Can the PCF85133U/2DA/1 drive a static LCD configuration?

Yes, the PCF85133U/2DA/1 fully supports static LCD drive mode using a single backplane (BP0 only). In this mode, all four backplane outputs (BP0–BP3) carry identical waveforms and may be paralleled for enhanced current drive capability. The device defaults to static mode with 1/3 bias at power-on, and the display RAM operates in row-0-only addressing with full 8-bit per segment resolution.

PCF85133U/2DA/1,02 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Active

Display Type:: -

Configuration:: -

Interface:: -

Digits or Characters:: -

Current - Supply:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

PCF85133U/2DA/1,02 FAQ

1.How can I place an order for PCF85133U/2DA/1,02 through Aetrix?

Please submit a Request for Quotation (RFQ) for PCF85133U/2DA/1,02 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PCF85133U/2DA/1,02 reliable?

The price and inventory of PCF85133U/2DA/1,02 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF85133U/2DA/1,02 is usually 5 days.

3.What payment methods are accepted for PCF85133U/2DA/1,02?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF85133U/2DA/1,02 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PCF85133U/2DA/1,02?

PCF85133U/2DA/1,02 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PCF85133U/2DA/1,02 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PCF85133U/2DA/1,02?

For technical support, including PCF85133U/2DA/1,02 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF85133U/2DA/1,02 requirements.

6.How does Aetrix verify that PCF85133U/2DA/1,02 is sourced from the original manufacturer or authorized distributors?

All PCF85133U/2DA/1,02 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF85133U/2DA/1,02 meets industry standards.

7.What is the process for return or replacement of PCF85133U/2DA/1,02?

All PCF85133U/2DA/1,02 units undergo pre-shipment inspection (PSI). If there is an issue with PCF85133U/2DA/1,02, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PCF85133U/2DA/1,02 part is unused and in its original packaging.

Return procedure for PCF85133U/2DA/1,02:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…