NXP Semiconductors PCF8574AP,112
- Part No.:
- PCF8574AP,112
- Manufacturer:
- NXP Semiconductors
- Category:
- I/O Expanders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
PCF8574AP,112.pdf
- Description:
- IC XPNDR 100KHZ I2C 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,242
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF8574AP,112 from NXP Semiconductors is an 8-bit quasi-bidirectional I²C-bus I/O expander with active-low open-drain interrupt output, operating from 2.5 V to 6 V, supporting 100 kHz Standard-mode I²C communication, and featuring 8 latched I/O ports that default to inputs with 100 µA internal pull-up at power-on - used in LED signage, keypad scanning, and industrial control interfaces.
For engineers reviewing the PCF8574AP,112 datasheet, PCF8574AP,112 pinout, PCF8574AP,112 application, or PCF8574AP,112 equivalent, this device delivers remote parallel I/O expansion with low standby current (2.5 µA typical), hardware-addressable slave addressing (3 pins → 8 options), and interrupt-driven input change detection - critical for minimizing microcontroller polling overhead in embedded systems.
Technical Context
The PCF8574AP,112 implements a single-register quasi-bidirectional I/O architecture: each of P0–P7 functions as input or output without direction register, controlled by write-to-register state and external voltage level. Its interrupt logic asserts INT (active LOW) on any input state transition relative to the port register, resetting upon read or write access.
It uses an internal Power-On Reset (POR) circuit that initializes all I/Os as HIGH inputs with 100 µA weak pull-up; no external reset required. The I²C interface complies strictly with Standard-mode (100 kHz), and address resolution relies solely on A0–A2 pins - fixed slave address prefix 0x70–0x77 (hex write) for PCF8574A variant, distinct from PCF8574's 0x40–0x47 range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C Bus Speed | 100 kHz Standard-mode - compatible with legacy microcontrollers lacking Fast-mode support; no timing margin concerns in 3.3 V/5 V mixed-signal systems. |
| Supply Voltage Range | 2.5 V to 6 V - supports direct interfacing with both 3.3 V logic and 5 V legacy peripherals without level shifters. |
| Standby Current | 2.5 µA typical - enables battery-powered operation in mobile devices and low-power sensor nodes. |
| I/O Configuration | 8 quasi-bidirectional ports (P0–P7) - each independently usable as input (with 100 µA pull-up) or output (10 mA sink per pin, 80 mA total package limit). |
| Interrupt Output | Active LOW open-drain INT - directly connectable to MCU interrupt pins; self-clearing on port read/write, eliminating need for software ACK handling. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial and automotive cabin-ambient environments without derating. |
| ESD Protection | 2000 V HBM, 1000 V CDM - meets robustness requirements for assembly and field-replaceable modules. |
Pinout & Package
DIP16 plastic dual in-line package (300 mil), through-hole mount, compatible with standard 0.1″ pitch PCB layouts and manual soldering workflows.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Slave address bit 0 | Hardware-selectable LSB of 3-bit address; ties to VDD/VSS to configure one of eight unique I²C addresses (0x70–0x77). |
| A1 | Slave address bit 1 | Second address bit; enables up to eight PCF8574AP,112 devices on same bus without conflict. |
| A2 | Slave address bit 2 | MSB of hardware address; combined with A0/A1, defines full 7-bit slave address prefix for PCF8574A family. |
| P0–P7 | Quasi-bidirectional I/O port | Each pin defaults to input with 100 µA pull-up at power-on; writes '0' enable strong sink (10 mA), writes '1' enable weak pull-up + transient accelerator during ACK cycle. |
| INT | Interrupt output | Open-drain, active LOW signal asserted when any P0–P7 input state differs from port register - eliminates polling, reduces I²C traffic. |
| SCL | I²C serial clock input | Master-generated clock line; device samples SDA on rising edge and drives ACK on falling edge per I²C spec. |
| SDA | I²C serial data bidirectional | Open-drain shared bus line; requires external pull-up; carries address, data, and ACK bits in half-duplex mode. |
| VDD | Positive supply | 2.5 V to 6 V input; powers internal logic, pull-ups, and output drivers - no overvoltage tolerance; must stay within absolute max ±0.5 V. |
| VSS | Ground reference | 0 V return path for all internal circuits and I/O current sinks; must be low-impedance connection to system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Single-register I/O control | Eliminates direction register overhead - simplifies firmware, reduces memory footprint, and avoids race conditions during mode switching. |
| Latched output drive | Directly sinks up to 10 mA per pin (80 mA total), enabling LED driving without external transistors or current-limiting resistors on anode side. |
| Hardware address selection | Three dedicated pins (A0–A2) provide eight unique I²C addresses - supports daisy-chained I/O expansion up to 128 total lines using PCF8574/74A family. |
| Power-on reset initialization | Internal POR sets all I/Os to high-impedance inputs with 100 µA pull-up - ensures safe startup state without external reset circuitry. |
| Interrupt-driven input monitoring | INT pin signals asynchronous changes on any input port - allows microcontroller to sleep between events, cutting system-level power consumption. |
Applications
| LED Signage Control | Keypad Matrix Scanning |
|---|---|
Use Scenario: Driving 8-segment alphanumeric displays and status LEDs in point-of-sale terminals and industrial HMIs. IC Role / Device Role / Timing Role: I/O expander providing parallel output capability via I²C, with latched outputs directly sinking LED current. Use Value: Reduces MCU GPIO count requirement; eliminates need for discrete driver ICs or shift registers while maintaining deterministic timing via register-based updates. |
Use Scenario: Scanning 4×4 membrane keypads in medical devices and test equipment where ESD immunity and low standby current are critical. IC Role / Device Role / Timing Role: Remote input monitor with interrupt-driven edge detection on row/column lines - triggers MCU wake-up only on keypress. Use Value: Cuts polling frequency by >95%, extends battery life in portable diagnostics tools; 2000 V HBM rating prevents false triggers from ESD events. |
| Industrial PLC I/O Expansion | Server Board Management |
Use Scenario: Adding digital input/output points to compact programmable logic controllers used in factory automation. IC Role / Device Role / Timing Role: Isolated I/O node communicating over I²C backplane; handles 24 V optocoupler interface logic-level translation. Use Value: Enables modular I/O design with standardized firmware interface; −40 °C to +85 °C rating ensures reliability in unconditioned control cabinets. |
Use Scenario: Monitoring chassis intrusion switches, fan tachometer signals, and power-good status in 1U rack servers. IC Role / Device Role / Timing Role: System management controller peripheral providing interrupt-signaled status change detection across multiple sensors. Use Value: Offloads real-time monitoring from main BMC; INT pin synchronizes status reads to actual events - prevents missed transitions in high-noise server environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C I/O expander applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA8574AP,118 | 400 kHz Fast-mode I²C, 2.3 V–5.5 V supply, 200 mA total sink, identical pinout and register map. | Higher speed and wider voltage range suit modern 3.3 V SoCs; not drop-in for 6 V systems or 100 kHz-only buses. | Select PCA8574AP,118 when upgrading bus speed or lowering supply voltage; verify VDD compatibility and timing margins. |
| PCA9674APW,118 | 1 MHz Fast-mode Plus I²C, 2.3 V–5.5 V, 64 address options (A0–A5), 200 mA sink, same DIP16 package. | Enables larger I/O networks (up to 512 lines); lacks PCF8574AP,112's 6 V tolerance and 2.5 V minimum - unsuitable for 5 V legacy designs. | Choose PCA9674APW,118 for scalable multi-device systems requiring higher bandwidth and address density; confirm voltage compliance. |
Compared with PCF8574AP,112, PCA8574AP,118 offers faster I²C throughput and lower voltage operation but sacrifices 6 V tolerance, while PCA9674APW,118 adds address scalability and speed at the cost of reduced minimum supply voltage - both require validation of VDD range and timing constraints in existing designs.
Availability
PCF8574AP,112 is available at Aetrix Electronics and suitable for industrial control, LED signage, and keypad interface applications requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for PCF8574AP,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, power management, and microcontroller technologies.
The PCF8574AP,112 belongs to NXP's legacy I²C I/O expander product line, designed specifically for cost-sensitive, space-constrained embedded systems needing simple, reliable parallel I/O extension over two-wire buses.
FAQ
What is the I²C slave address range for PCF8574AP,112?
The PCF8574AP,112 uses the PCF8574A address prefix (0x70–0x77 for write, 0x71–0x7F for read), determined by A0–A2 pin states. This differs from PCF8574P,112 (0x40–0x47), allowing both families to coexist on the same I²C bus - up to 16 devices total. Address decoding is purely hardware-based; no software configuration is needed.
How does the quasi-bidirectional I/O work on PCF8574AP,112?
Each P0–P7 pin on PCF8574AP,112 operates as quasi-bidirectional: writing '1' configures it as input with 100 µA pull-up; writing '0' activates a strong sink transistor. No direction register is required. Input reads reflect actual pin voltage; output writes drive LOW actively or HIGH weakly - ideal for LED anode connections and switch sensing without external components.
Can PCF8574AP,112 drive LEDs directly?
Yes - PCF8574AP,112 can directly drive LEDs with cathodes connected to P0–P7 and anodes tied to VDD via current-limiting resistors. Each pin sinks up to 10 mA (80 mA total package limit), and the 100 µA pull-up ensures safe HIGH state when inactive. This eliminates external driver transistors in low-current indicator applications.
What happens to the INT pin when an input changes on PCF8574AP,112?
The INT pin on PCF8574AP,112 goes LOW (active) whenever any P0–P7 input state differs from its corresponding bit in the port register - including power-on reset (where all pins default HIGH). INT resets to HIGH automatically after a read or write access to the port register, enabling edge-triggered interrupt handling without software clearing.
Is PCF8574AP,112 compatible with 3.3 V microcontrollers?
Yes - PCF8574AP,112 operates from 2.5 V to 6 V, making it fully compatible with 3.3 V systems. Its I²C interface meets Standard-mode specifications, and input thresholds (VIH = 0.7×VDD, VIL = 0.3×VDD) ensure reliable communication with 3.3 V MCUs. External pull-ups should match the bus VDD (e.g., 3.3 kΩ @ 3.3 V).
PCF8574AP,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- 300µA, 25mA
- Clock Frequency:
- 100 kHz
- Voltage - Supply:
- 2.5V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
PCF8574AP,112 FAQ
1.How can I place an order for PCF8574AP,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF8574AP,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF8574AP,112 reliable?
The price and inventory of PCF8574AP,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF8574AP,112 is usually 5 days.
3.What payment methods are accepted for PCF8574AP,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF8574AP,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF8574AP,112?
PCF8574AP,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF8574AP,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF8574AP,112?
For technical support, including PCF8574AP,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF8574AP,112 requirements.
6.How does Aetrix verify that PCF8574AP,112 is sourced from the original manufacturer or authorized distributors?
All PCF8574AP,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF8574AP,112 meets industry standards.
7.What is the process for return or replacement of PCF8574AP,112?
All PCF8574AP,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCF8574AP,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF8574AP,112 part is unused and in its original packaging.
Return procedure for PCF8574AP,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF8574AP,112 Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

