NXP Semiconductors PCF8579T/1,112
- Part No.:
- PCF8579T/1,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Display Drivers
- Package:
- 56-BSOP (0.435", 11.05mm Width)
- Datasheet:
-
PCF8579T/1,112.pdf
- Description:
- IC DRVR DOT MATRIX 56VSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,243
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF8579T/1,112 from NXP Semiconductors is a low-power CMOS LCD column driver IC designed for dot matrix graphic displays with 1:8 to 1:32 multiplexing. It provides 40 column outputs, 1280-bit display RAM (32 × 40 bits), I²C-bus interface, and operates from 2.5 V to 6 V logic supply with up to 9 V LCD supply. It is optimized for use with PCF8578 row driver in automotive information systems and industrial terminals.
For engineers reviewing the PCF8579T/1,112 datasheet, PCF8579T/1,112 pinout, PCF8579T/1,112 application, or PCF8579T/1,112 equivalent, key selection criteria include multiplex rate configurability (1:8/16/24/32), hardware subaddressing (A0–A3), bank-switchable display RAM, SYNC-cascadable architecture, and bias voltage support (V3/V4) for high-contrast LCD operation.
Technical Context
The PCF8579T/1,112 implements a synchronized cascaded LCD driving architecture where it receives row timing via SYNC from the PCF8578 row driver and drives 40 columns per device. Its internal 32 × 40-bit static RAM is organized into four 40-byte banks, with auto-incremented addressing and subaddress-controlled access enabled by A0–A3 pins.
It uses an I²C-bus slave controller with dual fixed addresses (0x74/0x75) selected by SA0, supports command-based mode control (set-mode, set-start-bank, device-select), and features dedicated LCD bias inputs (V3, V4) and supply (VLCD) independent from logic VDD - enabling precise RMS voltage control across multiplex rates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Multiplex Rates | 1:8, 1:16, 1:24, or 1:32 - selects number of LCD rows driven per frame; determines required bias voltage ratios and contrast optimization |
| Column Outputs | 40 outputs (C0–C39) - directly drive LCD column segments; unused pins left open-circuit per design |
| Display RAM | 1280-bit (32 × 40) static RAM, 4 banks - stores full frame data; bank switching enables flicker-free scrolling and dual-buffer updates |
| I²C Addressing | Two slave addresses (0x74/0x75) via SA0; 4-bit hardware subaddress (A0–A3) - allows up to 16 devices per address, 32 total on one bus |
| Supply Ranges | VDD = 2.5 V to 6 V; VLCD = up to 9 V - separates logic and LCD power domains for optimal noise isolation and bias headroom |
| Bias Configuration | Externally selectable 5- or 6-level bias via V3/V4 - matches LCD threshold voltage (Vth) and multiplex rate for maximum contrast |
Pinout & Package
PCF8579T/1,112 is supplied in a plastic very small outline package (VSO56, SOT190-1) with 56 leads, optimized for single-plane PCB routing in multi-device LCD driver stacks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA (Pin 1) | I²C serial data bidirectional line | Carries command/data bytes and acknowledgments; requires external pull-up resistor to VDD |
| SCL (Pin 2) | I²C serial clock input | Controls timing of data transfer; synchronizes all I²C operations including RAM access and command decoding |
| SYNC (Pin 3) | Cascade synchronization output | Drives downstream PCF8579s or PCF8578; maintains inter-device timing alignment in multi-chip LCD systems |
| A0–A3 (Pins 8–11) | Hardware subaddress inputs | Set unique 4-bit device ID (0–15) for selective RAM access in cascaded configurations |
| C0–C39 (Pins 17–56) | LCD column driver outputs | Source/sink current to LCD segments; each drives one column; no external drivers needed |
| V3, V4 (Pins 14–15) | LCD bias voltage inputs | Accept externally generated bias voltages to configure 5- or 6-level LCD drive for contrast optimization |
| VLCD (Pin 16) | LCD supply voltage | Provides high-voltage source for LCD segment drive; independent of VDD to avoid logic noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Auto-incremented RAM addressing | Enables continuous burst writes/reads across bank boundaries without manual pointer updates - reduces MCU overhead in dynamic display updates |
| Power-On Reset (POR) | Guarantees blank display, 1:32 multiplex default, and initialized data pointer - prevents ghosting or corruption at startup |
| Display bank switching | Allows real-time selection of top RAM bank (0–3) via set-start-bank command - essential for smooth vertical scrolling in alphanumeric UIs |
| Optimized pinout for cascade wiring | VSO56 layout groups C0–C39 on one side and control pins (SDA/SCL/SA0/A0–A3) on opposite edge - simplifies daisy-chain PCB routing |
| I²C input filters | Integrated RC low-pass filters on SDA/SCL - suppress EMI in noisy automotive/industrial environments without external components |
Applications
| Automotive Information Systems | Industrial Computer Terminals |
|---|---|
Use Scenario: Dashboard display module showing vehicle status, navigation prompts, and warning indicators. IC Role / Device Role / Timing Role: Column driver synchronized to PCF8578 row controller via SYNC; manages 40-column segment data under 1:24 or 1:32 multiplex. Use Value: Enables high-contrast, flicker-free monochrome graphics at wide temperature ranges using programmable bias (V3/V4) and POR-stable initialization. | Use Scenario: Operator interface on factory HMIs with alphanumeric + icon-based menus and real-time process feedback. IC Role / Device Role / Timing Role: One of multiple cascaded PCF8579T/1,112 units sharing I²C bus with single PCF8578; handles column data for 32-row sections. Use Value: Hardware subaddressing (A0–A3) and bank-switchable RAM allow modular display expansion and double-buffered UI updates without frame tearing. |
| Point-of-Sale Terminals | Telecommunication Systems |
Use Scenario: Customer-facing display on retail kiosks showing pricing, promotions, and multilingual text. IC Role / Device Role / Timing Role: Drives 32 × 40-dot matrix in character mode; uses load-X-address and RAM-access commands for rapid text rendering. Use Value: Character-mode RAM access (G[1:0]=00) enables efficient ASCII glyph mapping and cursor positioning without full-frame rewrites. | Use Scenario: Status and configuration display on telecom base station control panels with environmental monitoring readouts. IC Role / Device Role / Timing Role: Interfaces to microcontroller over I²C; supports dual slave addresses (via SA0) to coexist with other peripherals on shared bus. Use Value: Dual I²C addresses (0x74/0x75) allow integration alongside other NXP LCD drivers or sensors without address conflict. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD column driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8579H/1 | 64-pin LQFP package (SOT314-2); same electrical specs and pin functions but different mechanical footprint | Requires PCB redesign due to larger body (10 × 10 mm) and different lead pitch; better thermal dissipation in high-density layouts | Select when board space permits larger package or thermal performance outweighs compactness |
| PCF8579HT/1 | 64-pin TQFP package (SOT357-1); 1.0 mm height vs. 1.4 mm for LQFP; identical functionality and pinout mapping | Preferred for ultra-low-profile designs (e.g., handheld devices); same PCB land pattern as PCF8579H/1 but thinner profile | Choose for space-constrained applications where Z-height is critical and LQFP footprint is acceptable |
Compared with PCF8579H/1 and PCF8579HT/1, the PCF8579T/1,112 offers the smallest footprint (VSO56, 12.8 × 5.8 mm) and lowest profile among variants - making it optimal for compact, cost-sensitive industrial and automotive displays where PCB area is constrained.
Availability
PCF8579T/1,112 is available at Aetrix Electronics and suitable for automotive information systems, industrial computer terminals, and point-of-sale terminals requiring stable component supply and long-term manufacturing continuity.
Supply support for PCF8579T/1,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PCF8579T/1,112 belongs to NXP's legacy LCD driver product line, engineered specifically for reliable, low-power dot matrix display control in harsh environments - emphasizing robust I²C communication, flexible multiplexing, and seamless integration with PCF8578 row drivers.
FAQ
What is the primary function of the PCF8579T/1,112 in an LCD system?
The PCF8579T/1,112 serves as a dedicated LCD column driver IC that interfaces with the PCF8578 row driver to form a complete dot matrix display controller. It manages 40 column outputs, stores display data in its 1280-bit RAM, and accepts commands via I²C to configure multiplex rate, bias, display mode, and bank selection - enabling precise control of up to 32 × 40-dot LCD panels.
How does the PCF8579T/1,112 handle multiple device cascading?
The PCF8579T/1,112 supports cascading through its SYNC output pin and hardware subaddressing (A0–A3). Up to 16 devices can be daisy-chained using SYNC for timing synchronization, while A0–A3 assign each unit a unique 4-bit ID. When used with two I²C slave addresses (selected by SA0), up to 32 PCF8579T/1,112 units may share one bus - all coordinated by a single PCF8578.
What are the valid multiplex rates supported by the PCF8579T/1,112 and how are they configured?
The PCF8579T/1,112 supports four multiplex rates: 1:8, 1:16, 1:24, and 1:32. These are selected via bits M[1:0] in the set-mode command (00 = 1:32, 01 = 1:8, 10 = 1:16, 11 = 1:24). The chosen rate directly determines required bias voltage ratios (V3/V4) and display RAM scanning behavior - all documented in Tables 4 and 5 of the datasheet.
Does the PCF8579T/1,112 require external components for basic operation?
Yes - the PCF8579T/1,112 requires external pull-up resistors on SDA and SCL lines for I²C operation, plus externally generated bias voltages applied to V3 and V4 pins. It also needs separate VDD (2.5–6 V) and VLCD (up to 9 V) supplies. The TEST pin must be tied to VSS, and unused column outputs (C0–C39) should remain unconnected.
Can the PCF8579T/1,112 operate independently without the PCF8578 row driver?
No - the PCF8579T/1,112 is designed exclusively as a column driver and relies on the PCF8578 for row timing, Y-decoding, and overall display synchronization. Its SYNC input expects timing signals from the PCF8578, and its display RAM is structured to align with the PCF8578's 32-row architecture. Standalone operation is not supported.
PCF8579T/1,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 56-BSOP (0.435", 11.05mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Display Type:
- LCD
- Configuration:
- Dot Matrix
- Interface:
- I2C
- Digits or Characters:
- -
- Current - Supply:
- 9 µA
- Voltage - Supply:
- 2.5V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-VSO
PCF8579T/1,112 FAQ
1.How can I place an order for PCF8579T/1,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF8579T/1,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF8579T/1,112 reliable?
The price and inventory of PCF8579T/1,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF8579T/1,112 is usually 5 days.
3.What payment methods are accepted for PCF8579T/1,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF8579T/1,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF8579T/1,112?
PCF8579T/1,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF8579T/1,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF8579T/1,112?
For technical support, including PCF8579T/1,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF8579T/1,112 requirements.
6.How does Aetrix verify that PCF8579T/1,112 is sourced from the original manufacturer or authorized distributors?
All PCF8579T/1,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF8579T/1,112 meets industry standards.
7.What is the process for return or replacement of PCF8579T/1,112?
All PCF8579T/1,112 units undergo pre-shipment inspection (PSI). If there is an issue with PCF8579T/1,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF8579T/1,112 part is unused and in its original packaging.
Return procedure for PCF8579T/1,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF8579T/1,112 Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

