NXP Semiconductors PCF8579T/1,118
- Part No.:
- PCF8579T/1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Display Drivers
- Package:
- 56-BSOP (0.435", 11.05mm Width)
- Datasheet:
-
PCF8579T/1,118.pdf
- Description:
- IC DRVR DOT MATRIX 56VSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF8579T/1,118 from NXP Semiconductors is a low-power CMOS LCD column driver IC designed for dot matrix graphic displays at 1:8 to 1:32 multiplex rates. It provides 40 column outputs, 1280-bit display RAM (32 × 40 bits), I²C-bus interface, and operates with logic supply from 2.5 V to 6 V and LCD supply up to 9 V. It is used with PCF8578 row driver in automotive information systems and industrial terminals.
For engineers reviewing the PCF8579T/1,118 datasheet, PCF8579T/1,118 pinout, PCF8579T/1,118 application, or PCF8579T/1,118 equivalent, key selection factors include its 40-column drive capability, selectable 1:8/1:16/1:24/1:32 multiplexing, hardware subaddressing (A0–A3), dual I²C slave address support via SA0, and compatibility with PCF8578 for scalable dot matrix display systems.
Technical Context
The PCF8579T/1,118 functions exclusively as an LCD column driver synchronized to the PCF8578 row driver via the SYNC signal. Its internal timing generator relies on external synchronization pulses rather than an internal oscillator, and it uses a 4-bit hardware subaddress (A0–A3) to uniquely identify up to 16 cascaded devices per I²C slave address.
It implements auto-incremented RAM addressing across hardware subaddress boundaries when paired with PCF8578, supports three RAM access modes (character/half-graphic/full-graphic), and features Power-On Reset that initializes display blanking, 1:32 multiplex rate, bank 0 selection, and X/Y address pointer to (0,0).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Multiplex rates | 1:8, 1:16, 1:24, or 1:32 - determines number of LCD rows driven and required bias voltage configuration |
| Column outputs | 40 outputs (C0–C39) - drives 32 × 40-dot displays in 32-row multiplexed configuration |
| Display RAM | 1280-bit static RAM (32 × 40 bits), organized in 4 banks of 40 bytes - enables bank-switched display updates and scrolling |
| I²C interface | Two-wire bidirectional bus with two slave addresses (0x78/0x79) selected by SA0 - allows up to 32 devices on one bus |
| Supply ranges | VDD = 2.5 V to 6 V; VLCD ≤ 9 V - supports wide logic voltage operation while delivering sufficient LCD drive headroom |
| Hardware subaddressing | A0–A3 pins set 4-bit subaddress (0–15) - enables selective communication in cascaded configurations without software address mapping |
| Logic compatibility | Compatible with most microcontrollers - requires no level-shifting for standard 3.3 V or 5 V I²C masters |
Pinout & Package
PCF8579T/1,118 is supplied in a plastic very small outline package (VSO56, SOT190-1) with 56 leads, optimized for single-plane PCB routing in multi-device LCD driver layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA (Pin 1) | I²C serial data line | Bi-directional data transfer; requires external pull-up resistor; supports standard-mode I²C timing |
| SCL (Pin 2) | I²C serial clock input | Master-generated clock; synchronizes all I²C transactions including command and display data transfers |
| SYNC (Pin 3) | Cascade synchronization output | Drives downstream PCF8579s or PCF8578; maintains precise inter-device timing for frame coherence |
| CLK (Pin 4) | External clock input/output | Optional clock source for timing generator; not required when using SYNC-driven mode |
| VSS (Pin 5) | Ground reference | Common return for logic and analog sections; must be low-impedance for stable LCD bias generation |
| TEST (Pin 6) | Factory test pin | Must be connected to VSS in application; unused in normal operation |
| SA0 (Pin 7) | I²C slave address bit 0 | Selects between slave addresses 0x78 (SA0 = LOW) or 0x79 (SA0 = HIGH) for bus segmentation |
| A3–A0 (Pins 8–11) | Hardware subaddress inputs | Set unique 4-bit device ID (0–15); enables selective addressing in cascaded systems without software overhead |
| VDD (Pin 12) | Logic supply voltage | Powers internal logic, I²C interface, and RAM; range 2.5 V to 6 V ensures compatibility with diverse MCU platforms |
| n.c. (Pin 13) | No connect | Internally unconnected; must remain floating or grounded per layout best practices |
| V3, V4 (Pins 14–15) | LCD bias voltage inputs | Accept externally generated bias voltages for 5- or 6-level LCD drive; determine contrast vs. multiplex trade-off |
| VLCD (Pin 16) | LCD supply voltage | Provides high-voltage drive for LCD segments; max 9 V enables use with high-threshold or large-format displays |
| C39–C0 (Pins 17–56) | LCD column driver outputs | 40 open-drain CMOS outputs; directly connect to LCD column electrodes; unused pins left open-circuit |
Key Features
| Feature | Design Value |
|---|---|
| Auto-incremented RAM addressing | Enables continuous display data streaming across subaddress boundaries without host CPU intervention during write bursts |
| Display memory bank switching | Supports double-buffered updates and vertical scrolling in alphanumeric applications by selecting top-of-display RAM bank |
| Power-On Reset (POR) | Guarantees known initial state: blank display, 1:32 multiplex, bank 0, (0,0) address - eliminates startup artifacts |
| Optimized pinning for cascade | VSO56 layout groups control signals (SDA/SCL/SA0/A0–A3) and column outputs separately - simplifies routing in multi-driver PCBs |
| Low power consumption | Typical IDD < 1 mA at 5 V - extends battery life in portable instrumentation and automotive infotainment displays |
Applications
| Automotive Information Systems | Industrial Computer Terminals |
|---|---|
Use Scenario: Dot matrix LCD in vehicle dashboard clusters displaying speed, fuel, and warning icons. IC Role / Device Role / Timing Role: Column driver synchronized to PCF8578 row driver via SYNC; handles 40-column segment addressing under 1:32 multiplex. Use Value: Enables high-contrast, flicker-free display at automotive temperature range with minimal MCU resource usage due to auto-incremented RAM writes. | Use Scenario: Operator interface on factory floor HMIs showing machine status, parameters, and alarms. IC Role / Device Role / Timing Role: Primary column driver in modular LCD subsystem; receives display data over I²C and drives C0–C39 outputs with configurable bias. Use Value: Supports rapid display updates via bank switching and full-graphic RAM access mode, reducing host processor load during dynamic screen changes. |
| Point-of-Sale Terminals | Telecommunication Systems |
Use Scenario: Customer-facing display in retail kiosks showing transaction totals, product images, and multilingual text. IC Role / Device Role / Timing Role: Cascaded column driver (up to 16 units) controlled by single PCF8578; subaddressed via A0–A3 pins. Use Value: Allows cost-effective scaling to large-format displays without redesigning controller firmware or adding address decoding logic. | Use Scenario: Status and configuration display on telecom base station management modules. IC Role / Device Role / Timing Role: I²C-slave LCD driver with dual slave address support (SA0-selectable); coexists with other peripherals on shared bus. Use Value: Eliminates bus contention in dense embedded systems by enabling 32 total PCF8579s on one I²C bus using two addresses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD column driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCF8579H/1 | 64-pin LQFP package (SOT314-2) vs. 56-pin VSO56; identical electrical specs and pin functions except pin count/layout | Requires different PCB footprint and layout; better thermal dissipation but larger board area | Select PCF8579H/1 for higher-power or thermally constrained designs where LQFP's thermal pad improves heat transfer |
| PCF8579HT/1 | 64-pin TQFP package (SOT357-1); same pinout as PCF8579H/1 but thinner profile (1.0 mm height) | Used where Z-height is critical (e.g., ultra-thin handheld devices); same routing complexity as LQFP | Choose PCF8579HT/1 when mechanical envelope limits component height but LQFP-level routing and thermal performance are still needed |
Compared with PCF8579T/1,118, PCF8579H/1 offers superior thermal performance in space-permitting layouts, while PCF8579HT/1 delivers identical functionality in a lower-profile package - both retain full electrical and functional compatibility but require PCB redesign due to differing footprints.
Availability
PCF8579T/1,118 is available at Aetrix Electronics and suitable for automotive information systems, industrial computer terminals, and point-of-sale terminals requiring stable component supply and long-term manufacturing continuity.
Supply support for PCF8579T/1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The PCF8579 belongs to NXP's legacy LCD driver product line, engineered specifically for low-power, high-reliability dot matrix display systems in harsh environments - emphasizing robust I²C communication, flexible multiplexing, and seamless integration with PCF8578 row drivers.
FAQ
What is the primary function of the PCF8579T/1,118 in an LCD system?
The PCF8579T/1,118 serves exclusively as an LCD column driver IC, providing 40 column outputs (C0–C39) to interface with dot matrix graphic LCDs. It must be used in conjunction with the PCF8578 row driver to form a complete display controller solution. Its role is to convert display RAM contents into column drive waveforms synchronized to the PCF8578's row scanning, supporting multiplex rates from 1:8 to 1:32.
How does the PCF8579T/1,118 handle multiple device cascading?
The PCF8579T/1,118 supports cascading through hardware subaddressing (A0–A3 pins) and dual I²C slave addressing (via SA0). Up to 16 devices can share one slave address using unique 4-bit subaddresses; up to 32 devices total are supported on one I²C bus using both addresses (0x78 and 0x79). The SYNC pin ensures timing coherence across the chain.
What are the valid multiplex rates supported by the PCF8579T/1,118 and how are they selected?
The PCF8579T/1,118 supports four discrete multiplex rates: 1:8, 1:16, 1:24, and 1:32. These are selected dynamically via bits M[1:0] in the "set-mode" I²C command (00 = 1:32, 01 = 1:8, 10 = 1:16, 11 = 1:24). The selected rate determines required LCD bias voltage levels (V3/V4) and impacts display contrast and power efficiency.
Does the PCF8579T/1,118 include internal display memory, and what is its organization?
Yes, the PCF8579T/1,118 contains 1280 bits of static display RAM organized as 32 rows × 40 columns. This RAM is divided into four 40-byte banks (bank 0 to bank 3), each corresponding to a 32-bit display segment. Bank selection is controlled by the "set-start-bank" command and enables features like double buffering and vertical scrolling.
What is the purpose of the TEST pin on the PCF8579T/1,118 and how should it be connected?
The TEST pin (Pin 6) is a factory test function pin and must be connected to VSS (ground) in all application circuits. It is not used during normal operation and has no functional role in display driving or I²C communication. Leaving it unconnected may cause undefined behavior or violate device specifications.
PCF8579T/1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 56-BSOP (0.435", 11.05mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Display Type:
- LCD
- Configuration:
- Dot Matrix
- Interface:
- I2C
- Digits or Characters:
- -
- Current - Supply:
- 9 µA
- Voltage - Supply:
- 2.5V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-VSO
PCF8579T/1,118 FAQ
1.How can I place an order for PCF8579T/1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF8579T/1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF8579T/1,118 reliable?
The price and inventory of PCF8579T/1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF8579T/1,118 is usually 5 days.
3.What payment methods are accepted for PCF8579T/1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF8579T/1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF8579T/1,118?
PCF8579T/1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF8579T/1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF8579T/1,118?
For technical support, including PCF8579T/1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF8579T/1,118 requirements.
6.How does Aetrix verify that PCF8579T/1,118 is sourced from the original manufacturer or authorized distributors?
All PCF8579T/1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF8579T/1,118 meets industry standards.
7.What is the process for return or replacement of PCF8579T/1,118?
All PCF8579T/1,118 units undergo pre-shipment inspection (PSI). If there is an issue with PCF8579T/1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF8579T/1,118 part is unused and in its original packaging.
Return procedure for PCF8579T/1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF8579T/1,118 Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

