NXP Semiconductors PCF8584T/2,512
- Part No.:
- PCF8584T/2,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
PCF8584T/2,512.pdf
- Description:
- IC CTRL PARALLEL/I2C BUS 20-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCF8584T/2,512 from Philips Semiconductors is a parallel-bus-to-I²C-bus protocol converter IC supporting both master and slave operation, with programmable SCL frequencies up to 90 kHz, −40 to +85 °C operating temperature range, and 4.5–5.5 V supply voltage. It enables 8051-, 68000-, and Z80-based microcontrollers to interface with I²C peripherals in industrial control and embedded instrumentation systems.
For engineers reviewing the PCF8584T/2,512 datasheet, PCF8584T/2,512 pinout, PCF8584T/2,512 application, or PCF8584T/2,512 equivalent, key selection considerations include its dual-mode bus interface detection (80XX/68000), long-distance 4-wire mode support, monitor mode capability, interrupt vector programmability, and register-level control of START/STOP/ACK via S1.
Technical Context
The PCF8584T/2,512 implements full I²C-bus protocol handling-including arbitration, timing, START/STOP generation, and ACK/NACK control-via dedicated internal registers (S0–S3) accessed through an 8-bit parallel port. Its dual-register architecture separates write-only control bits (e.g., STA, STO, ACK) from read-only status flags (e.g., BB, AAS, BER), enabling deterministic polled or interrupt-driven communication.
It supports three specialized operational modes: long-distance (4-wire, requiring external line drivers), monitor (passive bus sniffing with S0' = 0x00), and strobe (monostable pulse on RESET/STROBE pin after address+STOP). Interface mode (80XX vs. 68000) is auto-detected on power-up via WR–CS timing, eliminating manual configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | I²C-bus controller with master/slave capability and parallel-bus host interface |
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL/CMOS microcontroller systems |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial-grade embedded applications |
| Max SCL Frequency | 90 kHz - selectable via S20/S21 bits; enables high-speed sensor/peripheral communication within I²C specification limits |
| Parallel Interface | 8-bit bidirectional data bus (DB0–DB7) with RD/WR/CS/A0 control - supports direct connection to 8051, Z80, and 68000 families without glue logic |
| Interrupt Support | Programmable 8-bit interrupt vector (S3 register) - allows direct integration with vectored-interrupt microcontrollers like 68000 |
| Special Modes | Monitor mode (S0' = 0x00), long-distance 4-wire mode (ES1=1, ESO=1), and strobe output (RESET/STROBE pin) - extend usability beyond standard I²C bridging |
Pinout & Package
PCF8584T/2,512 is housed in a plastic small outline package (SO20), 20-lead, 7.5 mm body width (SOT163-1), surface-mount compatible with reflow and wave soldering per Philips specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK | Clock input | Accepts microcontroller clock source (e.g., 3–12 MHz); drives internal prescaler and digital filters for SCL/SDA timing stability |
| SDA / SDA OUT | I²C serial data I/O | Open-drain bidirectional line; functions as SDA in standard mode, SDA OUT in long-distance mode |
| SCL / SCL IN | I²C serial clock I/O | Open-drain bidirectional line; functions as SCL in standard mode, SCL IN in long-distance mode |
| IACK / SDA IN | Interrupt acknowledge input / SDA input | Internal pull-up; asserts to enable interrupt vector readout on DB bus; serves as SDA IN in long-distance mode |
| INT / SCL OUT | Interrupt output / SCL output | Open-drain active-low interrupt; driven when PIN=0 and ENI=1; functions as SCL OUT in long-distance mode |
| A0 | Register select | High selects control/status register S1; low enables access to S0, S0', S2, or S3 depending on ES1/ES2 state |
| DB0–DB7 | Parallel data bus | Bidirectional 8-bit port for register read/write; transfers data, vectors, and addresses between host MCU and I²C bus |
| RD (DTACK) | Read control / data transfer ack | Input for 80XX/Z80; open-drain output DTACK for 68000 - auto-configured by IMC logic |
| WR (R/W) | Write control / R/W input | Input for 80XX/Z80; R/W input for 68000 - used with CS to detect interface type at startup |
| RESET/STROBE | Reset input / strobe output | Open-drain reset (min. 30 CLK cycles); monostable 8-cycle LOW pulse generated on address+STOP in strobe mode |
Key Features
| Feature | Design Value |
|---|---|
| Auto-detect parallel bus interface | Identifies 80XX (8051/Z80) or 68000 timing on power-up via WR–CS sequence - eliminates manual mode configuration |
| Long-distance 4-wire mode | Reconfigures SDA/SCL pins into unidirectional SDA OUT/SCL IN/SDA IN/SCL OUT - enables RS422-based extended-range communication |
| Monitor mode | Enables passive I²C bus sniffing when S0' = 0x00 - captures all traffic without ACK, arbitration, or bus contention |
| Strobe output function | Generates precise 8-clock-cycle pulse on RESET/STROBE pin after valid slave address + STOP - provides hardware synchronization for multi-master parallel buses |
| Programmable interrupt vector | 8-bit S3 register delivers custom vector to DB bus on INT assertion - supports efficient interrupt handling in 68000 and other vectored architectures |
Applications
| Industrial Sensor Hub | Legacy MCU I²C Expansion |
|---|---|
|
Use Scenario: Centralized acquisition of temperature, pressure, and humidity sensors on shared I²C bus in PLC backplane. IC Role / Device Role / Timing Role: I²C-bus controller acting as master to poll multiple slave sensors, managing arbitration and timing compliance. Use Value: Enables 8051-based PLC CPU to communicate with modern I²C sensors without firmware-level bit-banging or timing-critical software delays. |
Use Scenario: Adding I²C EEPROM and real-time clock to vintage Z80-based test equipment. IC Role / Device Role / Timing Role: Parallel-to-I²C bridge providing hardware-managed START/STOP/ACK sequences and clock stretching. Use Value: Offloads I²C protocol overhead from resource-constrained Z80, preserving cycle budget for core measurement tasks. |
| I²C Bus Monitoring | Multi-Master Parallel Bus Coordination |
|
Use Scenario: Debugging intermittent communication faults between I²C peripherals in medical diagnostic device. IC Role / Device Role / Timing Role: Passive bus monitor (S0' = 0x00) capturing all START/STOP/address/data/ACK events without affecting bus timing. Use Value: Provides cycle-accurate visibility into bus activity, including arbitration loss (LAB flag) and bus errors (BER flag), for root-cause analysis. |
Use Scenario: Synchronizing access to shared memory across multiple 68000 CPUs in avionics subsystem. IC Role / Device Role / Timing Role: Strobe generator triggered by address+STOP, delivering hardware handshake signal to bus arbiter logic. Use Value: Eliminates race conditions during memory-mapped I/O access by providing deterministic, clock-synchronized bus grant pulses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C-bus controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP PCA9564 | Enhanced 8-bit parallel interface with integrated I²C level shifters; supports 400 kHz Fast-mode; requires external crystal for clock | Designed for newer 3.3 V/5 V mixed-voltage systems; lacks long-distance mode and strobe output | Preferred when higher I²C speed or level translation is required; not drop-in due to different clocking and pinout |
| Texas Instruments TCA9564A | Pin-compatible upgrade to PCA9564 with improved ESD rating and lower quiescent current; same register map and timing | Drop-in replacement for PCA9564 in new designs; retains all Fast-mode features but omits monitor/strobe modes | Best for reliability-critical upgrades where existing PCA9564 layout is reused; does not replicate PCF8584T/2,512's legacy-specific features |
Compared with PCA9564 and TCA9564A, the PCF8584T/2,512 offers unique legacy support (80XX/68000 auto-detection), monitor mode, and strobe output - making it irreplaceable in maintenance of aging industrial controllers, whereas the alternatives target modern 400 kHz I²C expansion with better power and ESD performance.
Availability
PCF8584T/2,512 is available at Aetrix Electronics and suitable for industrial sensor hubs, legacy MCU I²C expansion, I²C bus monitoring, and multi-master parallel bus coordination requiring stable component supply and long-term obsolescence management.
Supply support for PCF8584T/2,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Philips Semiconductors (now NXP Semiconductors) is a pioneer in I²C technology, having co-developed the I²C-bus specification and delivered foundational interface ICs for embedded systems.
The PCF8584 product line was designed specifically to bridge legacy parallel-bus microcontrollers to the emerging I²C ecosystem - enabling cost-effective migration without redesigning host firmware or PCB layout.
FAQ
What is the primary function of the PCF8584T/2,512 in a system?
The PCF8584T/2,512 serves as a hardware I²C-bus controller that converts parallel-bus commands from microcontrollers (e.g., 8051, Z80, 68000) into compliant I²C protocol sequences. It handles START/STOP generation, ACK/NACK, arbitration, and timing - offloading these tasks from firmware and ensuring strict adherence to I²C electrical and timing specifications. This makes the PCF8584T/2,512 essential for reliable, deterministic communication with I²C peripherals in resource-constrained or timing-sensitive applications.
Does the PCF8584T/2,512 support both master and slave operation?
Yes, the PCF8584T/2,512 supports full dual-role operation: it can initiate transactions as an I²C master or respond to commands as a slave. As a master, it generates START/STOP conditions and controls clock timing; as a slave, it recognizes its 7-bit address (loaded in S0') and responds with ACK. The Addressed As Slave (AAS) and Bus Busy (BB) status bits in register S1 provide real-time feedback for robust multi-role implementation in the PCF8584T/2,512.
How does the PCF8584T/2,512 handle different microcontroller bus protocols?
The PCF8584T/2,512 automatically detects whether it is interfacing with an 80XX-type (8051/Z80) or 68000-type bus using the WR–CS signal timing sequence at power-up - no configuration register writes are needed. In 80XX mode, RD and WR serve as read/write controls; in 68000 mode, WR becomes R/W and RD becomes open-drain DTACK. This auto-detection is implemented in hardware (IMC logic), ensuring seamless integration across diverse legacy platforms without firmware adaptation for the PCF8584T/2,512.
What are the requirements to enable long-distance mode on the PCF8584T/2,512?
To enable long-distance mode on the PCF8584T/2,512, set ES1 = 1 and ESO = 1 in register S1, and ensure ENI = 0 before entry. This reassigns pins 2–5 to unidirectional signals: SDA OUT, SCL IN, SDA IN, and SCL OUT. External RS422 line drivers/receivers must be used on these lines. The PCF8584T/2,512 must also be isolated from the 4-wire bus during power-up until initialization completes - otherwise, undefined behavior or bus lockup may occur.
Can the PCF8584T/2,512 operate as a passive I²C bus monitor?
Yes, the PCF8584T/2,512 enters monitor mode when the own address register S0' is loaded with 0x00. In this mode, it passively observes all I²C traffic without generating ACK, START, or STOP, and never contends for bus control. Received bytes appear in the read buffer (S0), and the PIN flag toggles per byte to signal arrival - enabling real-time, non-intrusive bus analysis. This capability is intrinsic to the PCF8584T/2,512 and requires no external components.
PCF8584T/2,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Programmable:
- Not Verified
- Protocol:
- I2C
- Function:
- Controller
- Interface:
- Parallel
- Standards:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Supply:
- 1.5mA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-SO
- Grade:
- -
- Qualification:
- -
PCF8584T/2,512 FAQ
1.How can I place an order for PCF8584T/2,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for PCF8584T/2,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCF8584T/2,512 reliable?
The price and inventory of PCF8584T/2,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCF8584T/2,512 is usually 5 days.
3.What payment methods are accepted for PCF8584T/2,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCF8584T/2,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCF8584T/2,512?
PCF8584T/2,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCF8584T/2,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCF8584T/2,512?
For technical support, including PCF8584T/2,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCF8584T/2,512 requirements.
6.How does Aetrix verify that PCF8584T/2,512 is sourced from the original manufacturer or authorized distributors?
All PCF8584T/2,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCF8584T/2,512 meets industry standards.
7.What is the process for return or replacement of PCF8584T/2,512?
All PCF8584T/2,512 units undergo pre-shipment inspection (PSI). If there is an issue with PCF8584T/2,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCF8584T/2,512 part is unused and in its original packaging.
Return procedure for PCF8584T/2,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCF8584T/2,512 Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

