Texas Instruments PCM3501E/2K
- Part No.:
- PCM3501E/2K
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
PCM3501E/2K.pdf
- Description:
- IC VOICE/MODEM CODEC 24-SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,154
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PCM3501E/2K from Burr-Brown (now Texas Instruments) is a low-voltage, mono 16-bit voice/modem CODEC integrating delta-sigma ADC and DAC, differential analog I/O, on-chip crystal oscillator, and time-slot TDM support for up to four devices on one serial bus. It operates from +2.7V to +3.6V, delivers 88dB dynamic range at 8kHz sampling, and targets modem AFE and portable speech applications.
For engineers reviewing the PCM3501E/2K datasheet, PCM3501E/2K pinout, PCM3501E/2K application, or PCM3501E/2K equivalent, key selection considerations include its 24-pin SSOP package, 7.2–26kHz programmable sampling rate, master/slave serial interface with 512fS system clock requirement, and integrated analog filters enabling glue-free DSP interfacing in space-constrained voice systems.
Technical Context
The PCM3501E/2K implements dual delta-sigma modulation architecture: a decimation filter chain with high-pass DC-blocking (HPFD-controllable) and anti-aliasing input filtering, plus interpolation and low-pass output filtering. Its digital core supports MSB-first two's complement data format, 16-bit frame length, and synchronous 4-wire serial I/O (FS, BCK, DIN, DOUT).
Timing operation is governed by strict synchronization between FS/BCK and the 512fS system clock - loss of phase alignment (>±1.5 BCK periods) forces DAC output to VCOM and places DOUT in high-impedance state within one frame. Time Slot Mode extends the serial bus to four CODECs via 64-bit frames with per-device FSO signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - defines full-scale quantization step size and theoretical SNR ceiling (~98dB) for audio-band signals. |
| Sampling Frequency | 7.2–26 kHz - directly sets voice/modem bandwidth (e.g., 8kHz enables 3.4kHz telephony passband); determines required system clock (512×fS = 3.686–13.312 MHz). |
| Dynamic Range (ADC) | 88 dB (typ) at fS = 8kHz - measured over 100Hz–3.4kHz band; confirms suitability for narrowband voice codecs requiring >70dB clean signal capture. |
| THD+N (DAC) | –90 dB (typ) at –0dBFS, 1kHz - indicates low distortion in playback path; critical for software modem symbol reconstruction fidelity. |
| Power-Down Current | 60 µA (typ) - enables battery life extension in portable recorders or handheld modems during idle intervals without full power cycling. |
| Supply Voltage | +2.7V to +3.6V - single-supply operation compatible with Li-ion/Li-poly battery discharge curves and 3.3V logic domains. |
| Package | 24-Lead SSOP - surface-mount, 0.635mm pitch; footprint supports compact modem AFE layouts while allowing manual rework. |
Pinout & Package
PCM3501E/2K is housed in a 24-lead Shrink Small Outline Package (SSOP), specified per drawing 338, rated for –25°C to +85°C operation, with θJA = 100°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+, VIN– | Differential ADC inputs | Accept ±0.6VCC analog signals; internal AAF ensures alias rejection above 0.425fS; HPF can be disabled via HPFD pin. |
| VOUT+, VOUT– | Differential DAC outputs | Deliver ±0.6VCC differential swing; integrated LPF suppresses out-of-band noise; load impedance ≥10kΩ required. |
| M/S | Master/Slave mode select | Schmitt-trigger input with internal pull-down; '1' configures PCM3501E/2K as master (FS/BCK outputs); '0' enables slave mode (FS/BCK inputs). |
| TSC | Time Slot Control | Enables/disables TDM mode; when asserted, FSO becomes active and serial frame expands to 64 bits across four 16-bit slots. |
| PDWN | Power-down/reset control | Active-low; drives device into 60µA sleep state; rising edge triggers external reset (1024-system-clock initialization sequence). |
| XTI/XTO | Crystal oscillator interface | Supports parallel-resonant fundamental-mode crystal (e.g., 4.096MHz for 8kHz fS); eliminates need for external clock generator. |
| SCKIO | System clock I/O | Functions as clock output when XTI drives crystal; serves as clock input when XTI grounded - provides flexible clock sourcing options. |
| DIN/DOUT | Serial data I/O | 16-bit MSB-first two's complement; DOUT is tri-state in Time Slot Mode; timing referenced to BCK falling edge (tCKDO ≤ 80ns). |
Key Features
| Feature | Design Value |
|---|---|
| On-chip crystal oscillator circuit | Eliminates external clock IC or crystal buffer; reduces BOM count and board area in cost-sensitive modem designs. |
| ADC-to-DAC loop-back mode | Enables self-test and calibration without external signal routing; activated by LOOP pin to verify signal path integrity pre-deployment. |
| Time Slot Mode (TDM) | Allows four PCM3501E/2K devices to share one 4-wire serial bus - cuts interconnect complexity in multi-channel voice gateways or conferencing units. |
| Digital high-pass filter (HPF) | Removes DC offset and sub-audio drift from microphone inputs; disableable via HPFD pin for DC-coupled sensor interfaces. |
| Single 2.7–3.6V supply | Supports direct connection to battery or LDO without level-shifting; simplifies power architecture in portable voice recorders and PDAs. |
Applications
| Software Modem AFE | Portable Voice Recorder |
|---|---|
Use Scenario: Embedded PDA or notebook PC running host-based V.34/V.90 modem firmware. IC Role / Device Role / Timing Role: Analog front-end CODEC handling line-side signal conditioning, echo cancellation reference, and symbol-level ADC/DAC conversion. Use Value: 56kbps support confirmed in datasheet; 88dB DR and –90dB THD+N ensure clean symbol reconstruction under noisy line conditions. |
Use Scenario: Battery-powered handheld voice memo device with flash storage and playback capability. IC Role / Device Role / Timing Role: Mono audio capture and playback engine with integrated filters and low-power management. Use Value: 60µA power-down current extends recording runtime; differential I/O rejects common-mode noise in unshielded PCB layouts. |
| Speech Recognition Front-End | Teleconferencing Audio Hub |
Use Scenario: Edge node in smart speaker or IoT gateway performing local wake-word detection. IC Role / Device Role / Timing Role: Low-latency analog acquisition stage feeding feature extraction pipeline on microcontroller. Use Value: 7.2–26kHz sampling flexibility accommodates both narrowband (8kHz) and wideband (16kHz) ASR models; HPF removes DC bias from electret mics. |
Use Scenario: Multi-microphone USB conference phone supporting simultaneous speaker tracking and beamforming. IC Role / Device Role / Timing Role: One of four synchronized CODECs in TDM configuration, each handling a dedicated mic channel. Use Value: Time Slot Mode enables deterministic 4-channel capture on single serial bus; master/slave flexibility allows centralized clock distribution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voice/modem CODEC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC10IPFB | 24-bit stereo sigma-delta CODEC; higher resolution but fixed 8/16/32kHz sampling; no on-chip crystal oscillator. | Targets higher-fidelity audio (e.g., VoIP handsets), not modem symbol processing; requires external clock source. | Choose TLV320AIC10IPFB when SNR >95dB and stereo I/O are required; avoid if crystal-less design or 56kbps modem compliance is mandatory. |
| PCM3002E/2K | Pin-compatible 16-bit mono CODEC; identical SSOP-24 package and register map; lower dynamic range (84dB typ) and no TDM support. | Cost-optimized variant for basic voice recording where multi-CODEC bus sharing is unnecessary. | Choose PCM3002E/2K only for legacy drop-in replacement where TDM and 88dB DR are not required; verify absence of HPFD/LOOP functionality in design. |
Compared with TLV320AIC10IPFB and PCM3002E/2K, PCM3501E/2K uniquely combines modem-grade 56kbps readiness, integrated crystal oscillator, and scalable TDM - making it optimal for space-constrained, battery-aware, multi-channel voice AFEs where clock simplicity and synchronization robustness are critical.
Availability
PCM3501E/2K is available at Aetrix Electronics and suitable for software modem AFEs, portable voice recorders, speech recognition front-ends, and teleconferencing audio hubs requiring stable component supply across production lifecycles.
Supply support for PCM3501E/2K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in precision analog ICs including data converters, amplifiers, and interface solutions for industrial and communications markets.
The PCM3501E/2K belongs to Burr-Brown's voice and modem CODEC product line, designed specifically for low-power, low-cost analog front-ends in host-based communication systems where integration, small footprint, and system clock autonomy were primary constraints.
FAQ
What is the minimum sampling frequency supported by the PCM3501E/2K?
The PCM3501E/2K supports a minimum sampling frequency of 7.2 kHz, as specified in the Absolute Maximum Ratings and Electrical Characteristics tables. This enables compliance with G.723.1 and other narrowband voice codecs. At 7.2 kHz, the required system clock is 3.6864 MHz (512×fS), and analog performance remains within datasheet limits including 82 dB dynamic range and –85 dB THD+N.
Does the PCM3501E/2K require an external crystal, or can it operate with an external clock source?
The PCM3501E/2K supports both configurations: it can drive a parallel-resonant fundamental-mode crystal (e.g., 4.096 MHz) between XTI and XTO pins, or accept an external clock via XTI or SCKIO. When using external clock, XTI must be driven and XTO left open; if SCKIO is used as input, XTI must be grounded. The on-chip oscillator eliminates external clock ICs but is optional.
How does the PCM3501E/2K handle loss of synchronization between FS and the system clock?
When phase misalignment between FS and the 512fS system clock exceeds ±1.5 BCK periods, the PCM3501E/2K detects loss of synchronization within one frame period. It then forces the DAC output to VCOM (0.5VCC) and places DOUT in high-impedance state. Resynchronization occurs automatically once valid timing resumes, with defined delays (tADCDLY2 = 32/fS, tDACDLY2 = 32/fS) before valid data resumes.
Can the PCM3501E/2K be used in stereo applications?
No - the PCM3501E/2K is a mono CODEC with one ADC and one DAC channel. Stereo operation requires two PCM3501E/2K devices, which can be synchronized and time-multiplexed on a shared serial bus using Time Slot Mode. Each device occupies one 16-bit slot within a 64-bit frame, enabling deterministic interleaved capture and playback.
What is the function of the HPFD pin on the PCM3501E/2K?
The HPFD (High-Pass Filter Disable) pin on the PCM3501E/2K is a Schmitt-trigger input with internal pull-down. When driven high, it disables the digital high-pass filter in the ADC path, allowing DC and sub-audio signals (e.g., sensor outputs or electret mic bias) to pass through unattenuated. When low or floating, the HPF remains active with a corner frequency near 0.0002fS (e.g., ~1.6 Hz at 8kHz fS).
PCM3501E/2K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SoundPlus™
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Voice-Band
- Data Interface:
- Serial
- Resolution (Bits):
- 16 b
- Number of ADCs / DACs:
- 1 / 1
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 88 / 94
- Dynamic Range, ADCs / DACs (db) Typ:
- 88 / 92
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
PCM3501E/2K FAQ
1.How can I place an order for PCM3501E/2K through Aetrix?
Please submit a Request for Quotation (RFQ) for PCM3501E/2K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PCM3501E/2K reliable?
The price and inventory of PCM3501E/2K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PCM3501E/2K is usually 5 days.
3.What payment methods are accepted for PCM3501E/2K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PCM3501E/2K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PCM3501E/2K?
PCM3501E/2K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PCM3501E/2K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PCM3501E/2K?
For technical support, including PCM3501E/2K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PCM3501E/2K requirements.
6.How does Aetrix verify that PCM3501E/2K is sourced from the original manufacturer or authorized distributors?
All PCM3501E/2K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PCM3501E/2K meets industry standards.
7.What is the process for return or replacement of PCM3501E/2K?
All PCM3501E/2K units undergo pre-shipment inspection (PSI). If there is an issue with PCM3501E/2K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PCM3501E/2K part is unused and in its original packaging.
Return procedure for PCM3501E/2K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PCM3501E/2K Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas Electronics Corporation

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas Electronics Corporation

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

