STMicroelectronics PD55035STR-E
- Part No.:
- PD55035STR-E
- Manufacturer:
- STMicroelectronics
- Category:
- Single FETs, MOSFETs
- Package:
- PowerSO-10 Exposed Bottom Pad
- Datasheet:
-
PD55035STR-E.pdf
- Description:
- RF MOSFET LDMOS 12.5V PWRSO-10RF
- Quantity:
- Payment:

- Shipping:

Inventory:6,691
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PD55035STR-E from STMicroelectronics is an N-channel enhancement-mode lateral MOSFET RF power transistor in common-source configuration, rated for 40 V drain-source voltage, 95 W power dissipation at TCASE = 70°C, and delivering 35 W output power with 16.9 dB gain at 500 MHz under 12.5 V supply - optimized for car mobile radio amplifiers.
For engineers reviewing the PD55035STR-E datasheet, PD55035STR-E pinout, PD55035STR-E application, or PD55035STR-E equivalent, key selection factors include its PowerSO-10RF straight-lead package thermal resistance (1.0 °C/W), 1 GHz frequency capability, load mismatch tolerance (20:1 VSWR), and linearity performance validated at 175–1500 MHz.
Technical Context
This device implements ST's LDMOS technology in a true SMD plastic RF power package, operating in common-source mode with fixed 12.5 V bias (IDQ = 200 mA) for broadband amplification. Its gate threshold voltage (2.0–5.0 V) and low input capacitance (CISS = 92 pF @ 1 MHz) support stable Class AB driver-stage operation.
The transistor exhibits high linearity across 175–1500 MHz, confirmed by S-parameter data showing |S21| ≥ 0.87 dB and |S11| ≤ 0.949 at 500 MHz (VDS = 12.5 V, IDS = 500 mA). Thermal stability is ensured via RthJC = 1.0 °C/W and maximum junction temperature of 165°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 40 V - supports 12.5 V RF amplifier rails with 3× safety margin against transient overvoltage |
| POUT | 35 W @ 500 MHz - enables single-device UHF mobile radio final-stage amplification |
| GP | 16.9 dB @ 500 MHz - provides sufficient small-signal gain to minimize preceding stage complexity |
| nD | 62 % @ 500 MHz - delivers high DC-to-RF efficiency for thermally constrained automotive enclosures |
| RthJC | 1.0 °C/W - allows direct heatsink mounting without thermal interface material degradation risk |
| Load Mismatch | 20:1 VSWR - sustains full 35 W output into severe impedance mismatches without damage |
| fMAX | 1 GHz - supports wideband operation up to cellular and public safety UHF bands |
Pinout & Package
PD55035STR-E uses the PowerSO-10RF straight-lead package - a JEDEC-approved, high-power SMD RF package with integrated heatsink tab and optimized RF parasitics. Dimensions: 9.5 mm × 15.4 mm × 3.5 mm (L × E × A2), with 0.27 mm lead thickness and 5.53 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | Source (common) | Internally bonded source terminals - connected to exposed metal tab for low-inductance grounding and thermal conduction |
| 9 | Gate | High-impedance control terminal - requires DC blocking and RF matching network per application note AN1294 |
| 10 | Drain | RF power output node - routed to external output matching network; electrically isolated from tab |
Key Features
| Feature | Design Value |
|---|---|
| Thermal stability | Junction temperature range −65°C to +165°C with 1.0 °C/W thermal resistance ensures reliability in automotive under-hood environments |
| Linearity performance | Validated 62% drain efficiency and <−15 dB input return loss at 500 MHz enable clean AM/FM modulation in mobile radio transmitters |
| RF package optimization | PowerSO-10RF straight-lead design minimizes lead inductance and improves assembly yield vs. formed-lead variants in automated SMT lines |
| Robustness | Rated for 20:1 VSWR across all phase angles at full 35 W output - eliminates need for external circulators in base station front-ends |
Applications
| Car Mobile Radio Transmitter | UHF Public Safety Repeater |
|---|---|
|
Use Scenario: Final-stage RF power amplifier in 450–470 MHz land-mobile radios installed in vehicles. IC Role / Device Role / Timing Role: Common-source N-channel MOSFET delivering 35 W POUT with 16.9 dB gain and 62% efficiency at 500 MHz. Use Value: Eliminates need for push-pull configurations; single-device solution reduces BOM count and PCB area by 40% vs. dual-MOSFET designs. |
Use Scenario: Linear RF power amplifier in 400–470 MHz repeater systems deployed in emergency response infrastructure. IC Role / Device Role / Timing Role: High-linearity broadband amplifier supporting analog FM and digital P25 waveforms. Use Value: 20:1 VSWR tolerance prevents shutdown during antenna detuning events, ensuring uninterrupted communications during critical operations. |
| ISM Band Industrial Heater Driver | Amateur Radio HF/UHF Amplifier |
|
Use Scenario: 2.45 GHz industrial heating system driver stage operating at 915 MHz ISM band. IC Role / Device Role / Timing Role: High-efficiency Class AB amplifier biased at 12.5 V, IDQ = 200 mA. Use Value: 1.0 °C/W RthJC enables direct heatsink mounting without thermal paste, reducing long-term maintenance in factory environments. |
Use Scenario: Homebrew HF (1.8–30 MHz) and UHF (430–440 MHz) linear amplifier for amateur radio operators. IC Role / Device Role / Timing Role: Single-ended RF power transistor with verified S-parameters up to 1500 MHz. Use Value: Published s-parameter tables (Tables 10–13) allow precise matching network synthesis without characterization lab access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF158G | TO-220 package, lower POUT (25 W @ 500 MHz), higher RthJC (1.5 °C/W) | Suitable for lower-power mobile radios; requires larger heatsink and through-hole assembly | Select when legacy TO-220 footprint compatibility is required and thermal budget allows 1.5× larger heatsink |
| PD55008STR-E | Same PowerSO-10RF package, lower POUT (8 W), higher gain (18 dB @ 500 MHz) | Optimized for driver-stage amplification rather than final output stage | Select for cascaded amplifier architectures where gain staging precedes final 35 W output stage |
Compared with MRF158G and PD55008STR-E, PD55035STR-E uniquely combines SMD manufacturability, 35 W output, and 20:1 VSWR robustness - making it the only choice for space-constrained, high-reliability mobile radio final stages requiring no external protection circuitry.
Availability
PD55035STR-E is available at Aetrix Electronics and suitable for car mobile radio transmitters, UHF public safety repeaters, ISM band industrial heaters, and amateur radio amplifiers requiring stable component supply and JEDEC-compliant RF packaging.
Supply support for PD55035STR-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and RF components for industrial, automotive, and consumer markets.
PD55035STR-E belongs to ST's LdmoST plastic family - engineered specifically for high-gain, broadband RF power amplification in commercial and industrial mobile radio systems up to 1 GHz.
FAQ
What is the recommended gate bias voltage for linear operation?
The datasheet specifies VGS(Q) = 2.0–5.0 V at ID = 100 mA and VDS = 28 V. For linear Class AB operation at 12.5 V supply and 200 mA quiescent current, ST recommends 3.2–3.8 V gate bias - verified in Figures 4 and 14 for optimal POUT vs. VGS linearity across 175–500 MHz.
Can PD55035STR-E be used at 13.8 V supply like legacy mobile radios?
Yes - the device is characterized at 13.8 V in Table 13 (PD55035S-E, IDS = 3 A), delivering 35 W POUT with 1.17 dB gain at 500 MHz. Absolute maximum V(BR)DSS = 40 V provides 2.9× headroom, and thermal derating is negligible due to RthJC = 1.0 °C/W.
Is the PowerSO-10RF straight-lead package compatible with standard reflow profiles?
Yes - PD55035STR-E meets J-STD-020B MSL Level 3 and is qualified for Pb-free reflow with peak temperature ≤ 260°C. The straight-lead geometry avoids tombstoning; recommended profile: ramp-to-peak ≤ 3°C/s, time above 217°C = 60–90 s, cooling rate ≤ 6°C/s.
Where can I find layout guidelines for the PowerSO-10RF package?
ST application note AN1294 ("Mounting recommendations for PowerSO-10RF") provides copper pour rules, thermal via patterns (≥12 vias Ø0.3 mm), ground plane isolation, and RF trace width calculations. It is hosted at www.st.com/rf/ and references Figure 21–22 mechanical drawings for solder mask and stencil design.
PD55035STR-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10 Exposed Bottom Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 500MHz
- Gain:
- 16.9dB
- Voltage - Test:
- 12.5 V
- Current Rating (Amps):
- 7A
- Noise Figure:
- -
- Current - Test:
- 200 mA
- Power - Output:
- 35W
- Voltage - Rated:
- 40 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- PowerSO-10RF (Straight Lead)
PD55035STR-E FAQ
1.How can I place an order for PD55035STR-E through Aetrix?
Please submit a Request for Quotation (RFQ) for PD55035STR-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PD55035STR-E reliable?
The price and inventory of PD55035STR-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PD55035STR-E is usually 5 days.
3.What payment methods are accepted for PD55035STR-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PD55035STR-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PD55035STR-E?
PD55035STR-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PD55035STR-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PD55035STR-E?
For technical support, including PD55035STR-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PD55035STR-E requirements.
6.How does Aetrix verify that PD55035STR-E is sourced from the original manufacturer or authorized distributors?
All PD55035STR-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PD55035STR-E meets industry standards.
7.What is the process for return or replacement of PD55035STR-E?
All PD55035STR-E units undergo pre-shipment inspection (PSI). If there is an issue with PD55035STR-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PD55035STR-E part is unused and in its original packaging.
Return procedure for PD55035STR-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PD55035STR-E Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)