STMicroelectronics PD57018STR-E
- Part No.:
- PD57018STR-E
- Manufacturer:
- STMicroelectronics
- Category:
- Single FETs, MOSFETs
- Package:
- PowerSO-10 Exposed Bottom Pad
- Datasheet:
-
PD57018STR-E.pdf
- Description:
- RF MOSFET LDMOS 28V POWERSO-10RF
- Quantity:
- Payment:

- Shipping:

Inventory:7,912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PD57018STR-E from STMicroelectronics is an N-channel enhancement-mode lateral RF power MOSFET in PowerSO-10RF (straight lead) package, designed for 925–960 MHz base station amplifiers operating at 28 V. It delivers 18 W output power with 16.5 dB gain and 53% drain efficiency at 945 MHz, featuring excellent thermal stability and linearity for broadband commercial wireless infrastructure.
For engineers reviewing the PD57018STR-E datasheet, PD57018STR-E pinout, PD57018STR-E application, or PD57018STR-E equivalent, key selection criteria include its 65 V V(BR)DSS rating, 3.0 °C/W junction-to-case thermal resistance, 34.5 pF Ciss, common-source configuration, and compatibility with 10:1 load mismatch tolerance in high-reliability RF power stages.
Technical Context
This device employs ST's LDMOS technology optimized for RF power amplification up to 1 GHz in common-source topology. Its lateral structure enables superior gain flatness and intermodulation distortion performance across 925–960 MHz cellular bands under 28 V DC bias and 100 mA quiescent drain current.
The PowerSO-10RF straight-lead package integrates a thermally enhanced copper leadframe with RF-optimized internal layout, supporting high-power SMD assembly while maintaining low parasitic inductance and stable impedance matching-critical for maintaining >14 dB power gain and <−10 dB return loss across operating bandwidth.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 65 V - Withstands transient voltage spikes up to 65 V without breakdown, enabling robust operation in 28 V supply systems with margin. |
| POUT @ 945 MHz | 18 W - Delivers full rated RF output power into 50 Ω load at 945 MHz, meeting macrocell BTS PA stage requirements. |
| Power Gain | 16.5 dB - Provides high small-signal amplification, reducing driver stage complexity and improving system NF budget. |
| Drain Efficiency | 53 % - Minimizes heat generation at full output, easing thermal design for air-cooled base station enclosures. |
| RthJC | 3.0 °C/W - Enables direct mounting to heatsink with predictable junction temperature rise, critical for reliability at continuous 18 W operation. |
| Ciss | 34.5 pF - Defines input capacitance at 28 V VDS; used for gate drive sizing and impedance matching network design. |
| Load Mismatch Tolerance | 10:1 VSWR - Maintains safe operation and stable output under severe antenna mismatch conditions without protection circuitry. |
Pinout & Package
PD57018STR-E uses the PowerSO-10RF (straight lead) plastic package-a JEDEC-approved, high-power SMD RF package with integrated heatsink pad and optimized RF lead geometry for minimal parasitic inductance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Gate (G) | Control electrode | Receives DC bias and RF input signal; requires stable −20 V to +20 V rating and low-impedance gate drive path. |
| Source (S) | Common reference node | Connected to RF ground plane; serves as return path for both DC bias and RF current, requiring low-inductance layout. |
| Drain (D) | High-power RF output node | Delivers amplified RF power; electrically and thermally connected to exposed metal pad for heatsinking and RF return. |
Key Features
| Feature | Design Value |
|---|---|
| Common-source configuration | Enables standard Class AB amplifier design with simplified matching networks and proven stability across 900 MHz band. |
| Excellent thermal stability | Stable POUT and gain over case temperature range (−40°C to +100°C), minimizing need for dynamic bias compensation. |
| Superior linearity | Supports multi-carrier GSM/UMTS signals with low ACLR, verified by IM3 measurements in typical 945 MHz test circuits. |
| First ST JEDEC-approved SMD RF power package | PowerSO-10RF meets IPC/JEDEC standards for reflow soldering, mechanical reliability, and moisture sensitivity level 3 (MSL3). |
Applications
| Macrocell Base Station PA | Public Safety Radio Amplifier |
|---|---|
Use Scenario: Final-stage RF power amplifier in 900 MHz LTE/FDD macrocell base stations delivering 18 W to sector antennas. IC Role / Device Role / Timing Role: High-efficiency, high-linearity N-channel LDMOS transistor operating in common-source Class AB mode. Use Value: Enables single-device 18 W output with 53% efficiency and 10:1 VSWR tolerance, reducing BOM count and thermal management complexity. | Use Scenario: High-reliability RF final amplifier in land-mobile radio (LMR) repeaters for emergency response networks. IC Role / Device Role / Timing Role: RF power transistor biased at 100 mA IDQ, delivering linear 18 W output across 869–894 MHz public safety band. Use Value: Meets stringent MIL-STD-810G environmental specs due to PowerSO-10RF's robust leadframe and qualified MSL3 packaging. |
| ISM Band Industrial Heater Driver | Wireless Infrastructure Test Equipment |
Use Scenario: RF power stage in 915 MHz industrial heating systems requiring continuous 18 W output into variable plasma loads. IC Role / Device Role / Timing Role: High-VSWR-tolerant RF power switch/amplifier operating at 28 V with thermal derating up to 165°C junction temperature. Use Value: Survives indefinite 10:1 load mismatch without latch-up or degradation-critical for unattended industrial RF heating operation. | Use Scenario: Output stage in benchtop RF signal generators and vector network analyzer calibration modules. IC Role / Device Role / Timing Role: Stable, repeatable RF power source for lab-grade amplitude accuracy and harmonic suppression testing. Use Value: Delivers <−30 dBc harmonics and <−15 dBc second-order IMD at 18 W, enabling traceable RF power calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PD57018S-E | Same die, PowerSO-10RF straight-lead package but specified with different test conditions (e.g., 0.3 W Pin vs 0.45 W for PD57018STR-E); identical RthJC and V(BR)DSS. | Optimized for lower-input-power test setups; same RF performance envelope but validated at reduced drive levels. | Select PD57018S-E when using conservative input drive or legacy test fixtures calibrated for 0.3 W Pin. |
| PD57020STR-E | Higher POUT (20 W), same PowerSO-10RF package, 65 V V(BR)DSS, but 3.5 °C/W RthJC vs 3.0 °C/W - 17% higher thermal resistance. | Suitable for higher-output base stations; requires larger heatsink area or forced-air cooling to maintain TJ < 165°C at full load. | Choose PD57020STR-E only if 2 W additional output is required and thermal margin allows for increased RthJC. |
Compared with PD57018S-E and PD57020STR-E, PD57018STR-E offers the optimal balance of 18 W output, 3.0 °C/W thermal resistance, and 0.45 W input drive compatibility-making it the preferred choice for cost-sensitive, thermally constrained 900 MHz macrocell PA designs.
Availability
PD57018STR-E is available at Aetrix Electronics and suitable for macrocell base station PA, public safety radio amplifiers, ISM band industrial heater drivers, and wireless infrastructure test equipment requiring stable component supply and long-term lifecycle support.
Supply support for PD57018STR-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, MEMS, and RF solutions for industrial, automotive, and communications markets.
PD57018STR-E belongs to ST's LdmoST plastic family of RF power transistors-designed specifically for high-efficiency, high-linearity amplification in 700–1000 MHz wireless infrastructure applications.
FAQ
What is the maximum continuous drain current rating for PD57018STR-E?
The absolute maximum continuous drain current (ID) is 2.5 A at TCASE = 25°C, per Table 2 in the official datasheet. However, in practical RF amplifier operation at 28 V and 945 MHz, the device is typically biased at 100 mA IDQ for Class AB linear operation-ensuring optimal gain, efficiency, and linearity without exceeding thermal limits.
Does PD57018STR-E require external gate protection diodes?
No external gate protection diodes are required. The device specifies ±20 V maximum gate-source voltage (VGS) and exhibits <1 μA IGSS leakage at 20 V, indicating robust native oxide integrity. Its gate structure is designed for direct connection to standard RF driver stages with proper AC coupling and DC bias networks per AN1294 layout guidelines.
Can PD57018STR-E be used in Doherty amplifier configurations?
Yes-its high linearity (verified via IM3 and ACLR measurements), 10:1 load mismatch tolerance, and stable S-parameters up to 1.5 GHz make it suitable for Doherty main amplifier implementation in 900 MHz BTS. Matching networks must be designed per the ZIN/ZDL impedance data in Table 7 for 945 MHz center frequency.
What is the recommended PCB layout for thermal management of PD57018STR-E?
ST recommends a minimum 400 mm² copper pour (2 oz Cu) connected directly to the exposed drain pad via ≥8 thermal vias (0.3 mm diameter, filled or plated) to an internal ground plane. Layout must follow AN1294 guidelines: keep gate traces short and shielded, use solid RF ground beneath the package, and avoid slots under the PowerSO-10RF footprint to preserve thermal and RF return paths.
PD57018STR-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10 Exposed Bottom Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 945MHz
- Gain:
- 16.5dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- 2.5A
- Noise Figure:
- -
- Current - Test:
- 100 mA
- Power - Output:
- 18W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- PowerSO-10RF (Straight Lead)
PD57018STR-E FAQ
1.How can I place an order for PD57018STR-E through Aetrix?
Please submit a Request for Quotation (RFQ) for PD57018STR-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PD57018STR-E reliable?
The price and inventory of PD57018STR-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PD57018STR-E is usually 5 days.
3.What payment methods are accepted for PD57018STR-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PD57018STR-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PD57018STR-E?
PD57018STR-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PD57018STR-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PD57018STR-E?
For technical support, including PD57018STR-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PD57018STR-E requirements.
6.How does Aetrix verify that PD57018STR-E is sourced from the original manufacturer or authorized distributors?
All PD57018STR-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PD57018STR-E meets industry standards.
7.What is the process for return or replacement of PD57018STR-E?
All PD57018STR-E units undergo pre-shipment inspection (PSI). If there is an issue with PD57018STR-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PD57018STR-E part is unused and in its original packaging.
Return procedure for PD57018STR-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PD57018STR-E Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)