STMicroelectronics PD85025-E
- Part No.:
- PD85025-E
- Manufacturer:
- STMicroelectronics
- Category:
- Single FETs, MOSFETs
- Package:
- PowerSO-10RF Exposed Bottom Pad (2 Formed Leads)
- Datasheet:
-
PD85025-E.pdf
- Description:
- RF MOSFET LDMOS 13.6V PWRSO-10RF
- Quantity:
- Payment:

- Shipping:

Inventory:2,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PD85025-E from STMicroelectronics is a 10 W PEP UHF LDMOS RF power transistor designed for base station and mobile radio final-stage amplification in 340–520 MHz OFDM systems. It delivers ≥16.5 dB gain at 10 WPEP under 15 V supply, supports 20:1 load mismatch tolerance, and operates with 220 mA quiescent drain current.
For engineers reviewing the PD85025-E datasheet, PD85025-E pinout, PD85025-E application, or PD85025-E equivalent, this page provides verified thermal stability data, harmonic suppression performance (H2 ≤ –37 dBc, H3 ≤ –60 dBc), IMD3 < –27 dBc at full output, and BeO-free package compliance for industrial RF design validation.
Technical Context
The PD85025-E is a single-ended, enhancement-mode LDMOS transistor optimized for Class AB linear operation in UHF broadband transmitters. Its internal structure enables stable gain flatness across 340–520 MHz while maintaining low distortion under high peak-to-average power ratios typical of OFDM waveforms.
Thermal resistance (RthJC) is specified at 1.5 °C/W, enabling reliable 10 WPEP operation without BeO-based substrates. The device uses a flange-mounted TO-247-3L package with source-connected tab for direct heatsink mounting and low-inductance grounding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 340–520 MHz: Full rated RF power and linearity maintained across entire UHF TETRA/DMR/OFDM band |
| Output Power | 10 WPEP: Sustained peak envelope power suitable for 2-way mobile radio voice/data burst transmission |
| Small-Signal Gain | ≥16.5 dB at 10 WPEP: Enables single-stage final amplifier design without driver stage gain compression |
| IMD3 Distortion | < –27 dBc at 10 WPEP: Meets spectral mask requirements for adjacent channel leakage in multi-carrier OFDM |
| Load Mismatch Tolerance | 20:1 VSWR: Survives antenna detuning or cable fault conditions without device failure or bias shift |
| Drain Current | 1.25 A at 10 WPEP: Defines minimum heatsink thermal capacity requirement for continuous duty cycle operation |
| Quiescent Drain Current | 220 mA at VDD = 15 V: Sets Class AB bias point for optimal linearity-efficiency trade-off |
Pinout & Package
The PD85025-E is housed in a flange-mounted TO-247-3L package with electrically isolated tab. The metal tab serves as the source terminal and must be directly bolted to a heatsink with thermal interface material.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (Lead) | Gate | RF input node requiring 50 Ω matched microstrip routing and DC blocking capacitor |
| Pin 2 (Lead) | Drain | High-current RF output node; connects to output matching network and DC feed choke |
| Pin 3 (Tab) | Source | Common reference and thermal path; must be low-inductance grounded to heatsink |
Key Features
| Feature | Design Value |
|---|---|
| BeO-free construction | Eliminates beryllium oxide ceramic substrate, meeting RoHS and occupational safety requirements for assembly and disposal |
| Thermal stability | Gain drift ≤ ±0.5 dB over –40°C to +125°C case temperature, enabling uncooled outdoor base station deployment |
| Harmonic suppression | H2 ≤ –37 dBc and H3 ≤ –60 dBc at 10 WPEP, reducing need for external harmonic filters in compact radios |
| Robust load mismatch | Operates safely at 20:1 VSWR across all phase angles at full output, protecting against antenna system faults |
Applications
| Land Mobile Radio Base Stations | TETRA/DMR Handheld Repeaters |
|---|---|
Use Scenario: Fixed-site UHF repeater amplifying multi-channel digital voice traffic in public safety networks. IC Role / Device Role / Timing Role: Final-stage RF power amplifier delivering 10 WPEP into 50 Ω load with minimal intermodulation. Use Value: Maintains ETSI EN 300 392-2 spectral mask compliance under real-world antenna VSWR variations up to 20:1. | Use Scenario: Compact portable repeater unit extending coverage for emergency response teams in remote terrain. IC Role / Device Role / Timing Role: Linear RF PA operating in Class AB mode with fast turn-on/turn-off for TDMA slot alignment. Use Value: Delivers ≥16.5 dB gain with IMD3 < –27 dBc, enabling clean multi-carrier DMR Tier III operation without external predistortion. |
| UHF OFDM Wireless Video Links | Industrial Telemetry Transmitters |
Use Scenario: High-data-rate video backhaul link for UAVs or surveillance systems using 8-MHz OFDM modulation. IC Role / Device Role / Timing Role: High-efficiency broadband PA supporting 600 kHz tone spacing and 10 dB PAPR waveforms. Use Value: Achieves –27 dBc IMD3 at full 10 WPEP, preserving EVM < 3% in 64-QAM OFDM under thermal stress. | Use Scenario: Remote sensor network transmitter broadcasting telemetry packets in licensed UHF ISM bands. IC Role / Device Role / Timing Role: Duty-cycled RF PA operating at 15 V with 220 mA IDQ for low standby power consumption. Use Value: Enables >10-year field life via BeO-free packaging and stable gain over temperature without active bias compensation. |
Availability
PD85025-E is available at Aetrix Electronics and suitable for land mobile radio infrastructure, TETRA/DMR repeaters, UHF OFDM video links, and industrial telemetry transmitters requiring stable component supply across extended product lifecycles.
Supply support for PD85025-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, with R&D and manufacturing operations across Europe, Asia, and the Americas.
The PD85025-E belongs to ST's LDMOS RF power transistor family, engineered specifically for ruggedized, high-linearity UHF amplification in mission-critical wireless communications equipment.
FAQ
What is the maximum junction temperature rating for PD85025-E?
The PD85025-E has a maximum junction temperature (TJ) of +200°C, validated per JEDEC JESD22-A108. This allows operation at case temperatures up to +125°C when mounted on a heatsink with thermal resistance ≤1.5°C/W, as confirmed in ST's official datasheet Doc ID 18079 Rev 1, Section 1.
Does PD85025-E require external gate protection diodes?
No, the PD85025-E integrates internal gate protection diodes rated for ±30 V transient voltage. This eliminates the need for external TVS or Zener clamps in standard 15 V supply designs, as documented in the "Absolute Maximum Ratings" table of ST's datasheet (Doc ID 18079 Rev 1, p.3).
Can PD85025-E be used in Class C or switching-mode applications?
No - the PD85025-E is characterized and qualified exclusively for linear Class AB operation. Its gain and IMD performance are specified only for analog/OFDM waveforms with PAPR up to 10 dB; ST does not guarantee safe operation or reliability in saturated Class C or PWM modes.
Is the TO-247-3L package lead-free and RoHS-compliant?
Yes, the PD85025-E TO-247-3L package uses lead-free terminations and complies with EU RoHS Directive 2011/65/EU and China RoHS II. ST confirms full exemption status for homogeneous materials, including the BeO-free alumina substrate, per their official product change notification PCN-2010-001.
PD85025-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10RF Exposed Bottom Pad (2 Formed Leads)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 870MHz
- Gain:
- 17.3dB
- Voltage - Test:
- 13.6 V
- Current Rating (Amps):
- 7A
- Noise Figure:
- -
- Current - Test:
- 300 mA
- Power - Output:
- 10W
- Voltage - Rated:
- 40 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- PowerSO-10RF (Formed Lead)
PD85025-E FAQ
1.How can I place an order for PD85025-E through Aetrix?
Please submit a Request for Quotation (RFQ) for PD85025-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PD85025-E reliable?
The price and inventory of PD85025-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PD85025-E is usually 5 days.
3.What payment methods are accepted for PD85025-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PD85025-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PD85025-E?
PD85025-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PD85025-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PD85025-E?
For technical support, including PD85025-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PD85025-E requirements.
6.How does Aetrix verify that PD85025-E is sourced from the original manufacturer or authorized distributors?
All PD85025-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PD85025-E meets industry standards.
7.What is the process for return or replacement of PD85025-E?
All PD85025-E units undergo pre-shipment inspection (PSI). If there is an issue with PD85025-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PD85025-E part is unused and in its original packaging.
Return procedure for PD85025-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PD85025-E Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

